Datasheet ADRV9008-1 (Analog Devices) - 4

link to page 4 link to page 17 link to page 8
ADRV9008-1 Data Sheet SPECIFICATIONS
Electrical characteristics at VDDA1P31 = 1.3 V, VDDD1P3_DIG = 1.3 V, TJ = full operating temperature range, and LO frequency (fLO) = 1800 MHz, unless otherwise noted. The specifications in Table 1 are not de-embedded. Refer to the Typical Performance Characteristics section for input/output circuit path loss. The device configuration profile for the 75 MHz to 525 MHz frequency range is as follows: receiver = 50 MHz bandwidth (inphase quadrature (I/Q) rate = 61.44 MHz), JESD204B rate = 9.8304 GSPS, and device clock = 245.76 MHz. Unless otherwise specified, the device configuration for all other frequency ranges is as follows: receiver = 200 MHz bandwidth (I/Q rate = 245.76 MHz), JESD204B rate = 9.8304 GSPS, and device clock = 245.76 MHz.
Table 1. Parameter Symbol Min Typ Max Unit Test Conditions/Comments
RECEIVERS Center Frequency 75 6000 MHz Gain Range 30 dB Analog Gain Step 0.5 dB Attenuator steps from 0 dB to 6 dB 1 dB Attenuator steps from 6 dB to 30 dB Bandwidth Ripple ±0.5 dB 200 MHz bandwidth, compensated by programmable finite impulse response (FIR) filter ±0.2 dB Any 20 MHz bandwidth span, compensated by programmable FIR filter Receiver (Rx) Bandwidth 200 MHz Receiver Alias Band 80 dB Due to digital filters Rejection Maximum Useable Input P 0 dB attenuation, increases decibel HIGH Level for decibel with attenuation, continuous wave (CW) = 1800 MHz, corresponds to −1 dBFS at ADC −11 dBm 75 MHz < f ≤ 3000 MHz −10.2 dBm 3000 MHz < f ≤ 4800 MHz −9.5 dBm 4800 MHz < f ≤ 6000 MHz Noise Figure NF 0 dB attenuation, at receiver port 11.5 dB 75 MHz < f ≤ 600 MHz 12 dB 600 MHz < f ≤ 3000 MHz 13 dB 3000 MHz < f ≤ 4800 MHz 15.2 dB 4800 MHz < f ≤ 6000 MHz Ripple 1.8 dB At band edge maximum bandwidth mode Input Third-Order Intercept IIP3 Point Difference Product 12 dBm 75 MHz < f ≤ 600 MHz, (P − 12) dB per HIGH tone; 600 MHz < f ≤ 6000 MHz, (P − 10) dB HIGH per tone; two tones near band edge Sum Product 12 dBm 75 MHz < f ≤ 600 MHz, (P − 12) dB per HIGH tone; 600 MHz < f ≤ 6000 MHz, (P − 10) dB HIGH per tone; two tones at bandwidth/6 offset from the LO Third-Order Harmonic HD3 75 MHz < f ≤ 600 MHz, (P − 6) dB; 600 HIGH Distortion MHz < f ≤ 6000 MHz, (P − 4) dB; CW tone HIGH at bandwidth/6 offset from the LO −65 dBc 75 MHz < f ≤ 600 MHz −66 dBc 600 MHz < f ≤ 4800 MHz −62 dBc 4800 MHz < f ≤ 6000 MHz Rev. 0 | Page 4 of 68 Document Outline Features Applications General Description Revision History Functional Block Diagram Specifications Current and Power Consumption Specifications Timing Diagrams Absolute Maximum Ratings Reflow Profile Thermal Management Thermal Resistance ESD Caution Pin Configuration and Function Descriptions Typical Performance Characteristics 75 MHz to 525 MHz Band 650 MHz to 3000 MHz Band 3400 MHz to 4800 MHz Band 5100 MHz to 5900 MHz Band Receiver Input Impedance Terminology Theory of Operation Receivers Clock Input Synthesizers RF PLL Clock PLL SPI JTAG Boundary Scan Power Supply Sequence GPIO_x Pins Auxiliary Converters AUXADC_x Auxiliary DAC x JESD204B Data Interface Applications Information PCB Layout and Power Supply Recommendations Overview PCB Material and Stackup Selection Fanout and Trace Space Guidelines Component Placement and Routing Guidelines Signals with Highest Routing Priority Signals with Second Routing Priority Signals with Lowest Routing Priority RF and JESD204B Transmission Line Layout RF Routing Guidelines JESD204B Trace Routing Recommendations Routing Recommendations Stripline Transmission Lines vs. Microstrip Transmission Lines Isolation Techniques Used on the ADRV9008-1W/PCBZ Isolation Goals Isolation Between JESD204B Lines RF Port Interface Information RF Port Impedance Data Advanced Design System (ADS) Setup Using the DataAccessComponent and SEDZ File General Receiver Path Interface Impedance Matching Network Examples Outline Dimensions Ordering Guide