Data SheetADRV9008-1FUNCTIONAL BLOCK DIAGRAMRx2ADRV9008-1RX1_IN+Rx1SYNCIN0± SYNCIN1±RX1_IN–ADCRX2_IN+SERDOUT0± SERDOUT1±LPFRX2_IN–SERDOUT2±DIGITALSERDOUT3±PROCESSINGSYSREF_IN±DECIMATIONADCGP_INTERRUPTpFIR AGCRX1_ENABLELPFDC OFFSETRX2_ENABLEQECJESD204BRESETRF_EXT_LO_I/O+CIF/RIFTESTRF LOArmSYNTHESIZERCortex-M3SCLKRF_EXT_LO_I/O–CS SDO SDIOGPIOs, AUXILIARY ADCs,CLOCKREF_CLK_IN +AND AUXILIARY DACsGENERATIONREF_CLK_IN – 001 GPIO_3p3_xGPIO_xAUXADC_x 16830- Figure 1. Rev. 0 | Page 3 of 68 Document Outline Features Applications General Description Revision History Functional Block Diagram Specifications Current and Power Consumption Specifications Timing Diagrams Absolute Maximum Ratings Reflow Profile Thermal Management Thermal Resistance ESD Caution Pin Configuration and Function Descriptions Typical Performance Characteristics 75 MHz to 525 MHz Band 650 MHz to 3000 MHz Band 3400 MHz to 4800 MHz Band 5100 MHz to 5900 MHz Band Receiver Input Impedance Terminology Theory of Operation Receivers Clock Input Synthesizers RF PLL Clock PLL SPI JTAG Boundary Scan Power Supply Sequence GPIO_x Pins Auxiliary Converters AUXADC_x Auxiliary DAC x JESD204B Data Interface Applications Information PCB Layout and Power Supply Recommendations Overview PCB Material and Stackup Selection Fanout and Trace Space Guidelines Component Placement and Routing Guidelines Signals with Highest Routing Priority Signals with Second Routing Priority Signals with Lowest Routing Priority RF and JESD204B Transmission Line Layout RF Routing Guidelines JESD204B Trace Routing Recommendations Routing Recommendations Stripline Transmission Lines vs. Microstrip Transmission Lines Isolation Techniques Used on the ADRV9008-1W/PCBZ Isolation Goals Isolation Between JESD204B Lines RF Port Interface Information RF Port Impedance Data Advanced Design System (ADS) Setup Using the DataAccessComponent and SEDZ File General Receiver Path Interface Impedance Matching Network Examples Outline Dimensions Ordering Guide