Datasheet ADE7816 (Analog Devices) - 2
| Hersteller | Analog Devices |
| Beschreibung | Six Current, One voltage Channel Energy Metering IC |
| Seiten / Seite | 48 / 2 — ADE7816. Data Sheet. TABLE OF CONTENTS. REVISION HISTORY. 8/2019—Rev. A … |
| Revision | B |
| Dateiformat / Größe | PDF / 1.0 Mb |
| Dokumentensprache | Englisch |
ADE7816. Data Sheet. TABLE OF CONTENTS. REVISION HISTORY. 8/2019—Rev. A to Rev. B. 12/2013—Rev. 0 to Rev. A
Modelllinie für dieses Datenblatt
Textversion des Dokuments
link to page 1 link to page 1 link to page 1 link to page 2 link to page 3 link to page 5 link to page 8 link to page 8 link to page 8 link to page 9 link to page 11 link to page 14 link to page 15 link to page 16 link to page 17 link to page 17 link to page 17 link to page 17 link to page 18 link to page 18 link to page 20 link to page 20 link to page 20 link to page 21 link to page 21 link to page 23 link to page 23 link to page 24 link to page 24 link to page 24 link to page 24 link to page 25 link to page 25 link to page 26 link to page 26 link to page 26 link to page 26 link to page 27 link to page 27 link to page 28 link to page 28 link to page 29 link to page 29 link to page 29 link to page 29 link to page 29 link to page 30 link to page 31 link to page 32 link to page 33 link to page 33 link to page 33 link to page 38 link to page 38 link to page 38 link to page 39 link to page 47 link to page 47 link to page 42
ADE7816 Data Sheet TABLE OF CONTENTS
Features .. 1 Energy Offset Calibration ... 24 General Description ... 1 Energy Phase Calibration .. 25 Functional Block Diagram .. 1 RMS Offset Calibration ... 25 Revision History ... 2 Power Quality Features .. 26 Specifications ... 3 Selecting a Current Channel Group .. 26 Timing Characteristics .. 5 Instantaneous Waveforms ... 26 Absolute Maximum Ratings .. 8 Zero-Crossing Detection ... 26 Thermal Resistance .. 8 Peak Detection .. 27 ESD Caution .. 8 Overcurrent and Overvoltage Detection .. 27 Pin Configuration and Function Descriptions ... 9 Indication of Power Direction .. 28 Typical Performance Characteristics ... 11 Angle Measurements ... 28 Test Circuit .. 14 Period Measurement .. 29 Terminology .. 15 Voltage Sag Detection .. 29 Quick Start ... 16 Setting the SAGCYC Register ... 29 Inputs .. 17 Setting the SAGLVL Register .. 29 Power and Ground ... 17 Voltage Sag Interrupt ... 29 Reference Circuit .. 17 Checksum .. 30 Reset ... 17 Layout Guidelines ... 31 CLKIN and CLKOUT .. 18 Crystal Circuit .. 32 Analog Inputs .. 18 Outputs .. 33 Energy Measurements .. 20 Interrupts ... 33 Starting and Stopping the DSP ... 20 Communication ... 33 Active Energy Measurement ... 20 Registers ... 38 Reactive Energy Measurement ... 21 Register Protection ... 38 Line Cycle Accumulation Mode ... 22 Register Format .. 38 Root Mean Square Measurement ... 23 Register Maps .. 39 No Load Detection ... 23 Register Descriptions ... 42 Energy Calibration ... 24 Outline Dimensions ... 47 Channel Matching .. 24 Ordering Guide .. 47 Energy Gain Calibration .. 24
REVISION HISTORY 8/2019—Rev. A to Rev. B 12/2013—Rev. 0 to Rev. A
Deleted Crystal Equivalent Series Resistance Parameter, CLKIN Changes to EPAD Notation and Changed Pin 33 and Pin 34 Input Capacitance Parameter, and CLKOUT Output Capacitance Descriptions ... 9 Parameter, Table 1 ... 4 Changes to Energy Phase Calibration Section ... 25 Changes to Figure 6 and Table 7 ... 9 Changes to Zero-Crossing Detection Section and Figure 33 ... 26 Changes to Figure 22 .. 14 Changes to Indication of Power Direction Section ... 28 Added Layout Guidelines Section and Figure 38 to Figure 40; Changes to Table 12 ... 38 Renumbered Sequentially .. 31 Changes to Bits[7:6] Description; Table 26 ... 43 Added Crystal Circuit Section and Figure 41 ... 32 Updated Outline Dimensions ... 47
2/2012—Revision 0: Initial Version
Changes to Ordering Guide .. 47 Rev. B | Page 2 of 48 Document Outline Features General Description Functional Block Diagram Revision History Specifications Timing Characteristics I2C-Compatible Interface Timing SPI Interface Timing HSDC Interface Timing Load Circuit for All Timing Specifications Absolute Maximum Ratings Thermal Resistance ESD Caution Pin Configuration and Function Descriptions Typical Performance Characteristics Test Circuit Terminology Quick Start Inputs Power and Ground VDD and AGND, DGND Reference Circuit REFIN/OUT Reset Hardware Reset Software Reset Functionality CLKIN and CLKOUT Analog Inputs Input Pins PGA Gain Digital Integrator Antialiasing Filters Energy Measurements Starting and Stopping the DSP Active Energy Measurement Definition of Active Power and Active Energy Active Energy Registers Active Energy Threshold Energy Accumulation and Register Roll-Over Reactive Energy Measurement Definition of Reactive Power and Reactive Energy Reactive Energy Registers Reactive Energy Threshold Reactive Energy Accumulation and Register Roll-Over Line Cycle Accumulation Mode Root Mean Square Measurement No Load Detection Setting the No Load Thresholds No Load Interrupt Energy Calibration Channel Matching Energy Gain Calibration Energy Offset Calibration Energy Phase Calibration RMS Offset Calibration Power Quality Features Selecting a Current Channel Group Instantaneous Waveforms Zero-Crossing Detection Zero-Crossing Detection Zero-Crossing Timeout Peak Detection Setting the PEAKCYC Register Overcurrent and Overvoltage Detection Setting the OVLVL and OILVL Registers Overvoltage and Overcurrent Interrupts Indication of Power Direction Angle Measurements Period Measurement Voltage Sag Detection Setting the SAGCYC Register Setting the SAGLVL Register Voltage Sag Interrupt Checksum Layout Guidelines Crystal Circuit Outputs Interrupts Communication Serial Interface Selection I2C-Compatible Interface I2C Write Operation I2C Read Operation SPI-Compatible Interface SPI Read Operation SPI Write Operation HSDC Interface Registers Register Protection Register Format Register Maps Register Descriptions Interrupt Enable and Interrupt Status Registers Outline Dimensions Ordering Guide
ADE7816 Data Sheet TABLE OF CONTENTS
Features .. 1 Energy Offset Calibration ... 24 General Description ... 1 Energy Phase Calibration .. 25 Functional Block Diagram .. 1 RMS Offset Calibration ... 25 Revision History ... 2 Power Quality Features .. 26 Specifications ... 3 Selecting a Current Channel Group .. 26 Timing Characteristics .. 5 Instantaneous Waveforms ... 26 Absolute Maximum Ratings .. 8 Zero-Crossing Detection ... 26 Thermal Resistance .. 8 Peak Detection .. 27 ESD Caution .. 8 Overcurrent and Overvoltage Detection .. 27 Pin Configuration and Function Descriptions ... 9 Indication of Power Direction .. 28 Typical Performance Characteristics ... 11 Angle Measurements ... 28 Test Circuit .. 14 Period Measurement .. 29 Terminology .. 15 Voltage Sag Detection .. 29 Quick Start ... 16 Setting the SAGCYC Register ... 29 Inputs .. 17 Setting the SAGLVL Register .. 29 Power and Ground ... 17 Voltage Sag Interrupt ... 29 Reference Circuit .. 17 Checksum .. 30 Reset ... 17 Layout Guidelines ... 31 CLKIN and CLKOUT .. 18 Crystal Circuit .. 32 Analog Inputs .. 18 Outputs .. 33 Energy Measurements .. 20 Interrupts ... 33 Starting and Stopping the DSP ... 20 Communication ... 33 Active Energy Measurement ... 20 Registers ... 38 Reactive Energy Measurement ... 21 Register Protection ... 38 Line Cycle Accumulation Mode ... 22 Register Format .. 38 Root Mean Square Measurement ... 23 Register Maps .. 39 No Load Detection ... 23 Register Descriptions ... 42 Energy Calibration ... 24 Outline Dimensions ... 47 Channel Matching .. 24 Ordering Guide .. 47 Energy Gain Calibration .. 24
REVISION HISTORY 8/2019—Rev. A to Rev. B 12/2013—Rev. 0 to Rev. A
Deleted Crystal Equivalent Series Resistance Parameter, CLKIN Changes to EPAD Notation and Changed Pin 33 and Pin 34 Input Capacitance Parameter, and CLKOUT Output Capacitance Descriptions ... 9 Parameter, Table 1 ... 4 Changes to Energy Phase Calibration Section ... 25 Changes to Figure 6 and Table 7 ... 9 Changes to Zero-Crossing Detection Section and Figure 33 ... 26 Changes to Figure 22 .. 14 Changes to Indication of Power Direction Section ... 28 Added Layout Guidelines Section and Figure 38 to Figure 40; Changes to Table 12 ... 38 Renumbered Sequentially .. 31 Changes to Bits[7:6] Description; Table 26 ... 43 Added Crystal Circuit Section and Figure 41 ... 32 Updated Outline Dimensions ... 47
2/2012—Revision 0: Initial Version
Changes to Ordering Guide .. 47 Rev. B | Page 2 of 48 Document Outline Features General Description Functional Block Diagram Revision History Specifications Timing Characteristics I2C-Compatible Interface Timing SPI Interface Timing HSDC Interface Timing Load Circuit for All Timing Specifications Absolute Maximum Ratings Thermal Resistance ESD Caution Pin Configuration and Function Descriptions Typical Performance Characteristics Test Circuit Terminology Quick Start Inputs Power and Ground VDD and AGND, DGND Reference Circuit REFIN/OUT Reset Hardware Reset Software Reset Functionality CLKIN and CLKOUT Analog Inputs Input Pins PGA Gain Digital Integrator Antialiasing Filters Energy Measurements Starting and Stopping the DSP Active Energy Measurement Definition of Active Power and Active Energy Active Energy Registers Active Energy Threshold Energy Accumulation and Register Roll-Over Reactive Energy Measurement Definition of Reactive Power and Reactive Energy Reactive Energy Registers Reactive Energy Threshold Reactive Energy Accumulation and Register Roll-Over Line Cycle Accumulation Mode Root Mean Square Measurement No Load Detection Setting the No Load Thresholds No Load Interrupt Energy Calibration Channel Matching Energy Gain Calibration Energy Offset Calibration Energy Phase Calibration RMS Offset Calibration Power Quality Features Selecting a Current Channel Group Instantaneous Waveforms Zero-Crossing Detection Zero-Crossing Detection Zero-Crossing Timeout Peak Detection Setting the PEAKCYC Register Overcurrent and Overvoltage Detection Setting the OVLVL and OILVL Registers Overvoltage and Overcurrent Interrupts Indication of Power Direction Angle Measurements Period Measurement Voltage Sag Detection Setting the SAGCYC Register Setting the SAGLVL Register Voltage Sag Interrupt Checksum Layout Guidelines Crystal Circuit Outputs Interrupts Communication Serial Interface Selection I2C-Compatible Interface I2C Write Operation I2C Read Operation SPI-Compatible Interface SPI Read Operation SPI Write Operation HSDC Interface Registers Register Protection Register Format Register Maps Register Descriptions Interrupt Enable and Interrupt Status Registers Outline Dimensions Ordering Guide