Datasheet AD9286 (Analog Devices) - 4

link to page 17
AD9286 Data Sheet AC SPECIFICATIONS
AVDD = 1.8 V, DRVDD = 1.8 V, 1.0 V internal ADC reference, VIN = −1.0 dBFS differential input, optimum timing value set, unless otherwise noted.
Table 2. Parameter Temperature Min Typ Max Unit
SIGNAL-TO-NOISE RATIO (SNR) fIN = 10.3 MHz 25°C 49.3 dBFS fIN = 70 MHz 25°C 49.3 dBFS fIN = 96.6 MHz Full 48.8 49.3 dBFS fIN = 220 MHz 25°C 49.3 dBFS SIGNAL-TO-NOISE-AND-DISTORTION (SINAD) fIN = 10.3 MHz 25°C 49.2 dBFS fIN = 70 MHz 25°C 49.2 dBFS fIN = 96.6 MHz Full 48.7 49.2 dBFS fIN = 220 MHz 25°C 49.2 dBFS EFFECTIVE NUMBER OF BITS (ENOB) fIN = 10.3 MHz 25°C 7.9 Bits fIN = 70 MHz 25°C 7.9 Bits fIN = 96.6 MHz Full 7.8 7.9 Bits fIN = 220 MHz 25°C 7.9 Bits WORST SECOND OR THIRD HARMONIC fIN = 10.3 MHz 25°C −70 dBc fIN = 70 MHz 25°C −70 dBc fIN = 96.6 MHz Full −69 −61 dBc fIN = 220 MHz 25°C −65 dBc SPURIOUS-FREE DYNAMIC RANGE (SFDR)1 fIN = 10.3 MHz 25°C 70 dBc fIN = 70 MHz 25°C 70 dBc fIN = 96.6 MHz Full 61 68 dBc fIN = 220 MHz 25°C 65 dBc WORST OTHER HARMONIC OR SPUR fIN = 10.3 MHz 25°C −71 dBc fIN = 70 MHz 25°C −71 dBc fIN = 96.6 MHz Full −71 −64 dBc fIN = 220 MHz 25°C −67 dBc CROSSTALK Full −80 dBc 1 Excludes offset and alias spur (see the Interleave Performance section). Rev. C | Page 4 of 27 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION PRODUCT HIGHLIGHTS FUNCTIONAL BLOCK DIAGRAM TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS DC SPECIFICATIONS AC SPECIFICATIONS DIGITAL SPECIFICATIONS SWITCHING SPECIFICATIONS SPI TIMING SPECIFICATIONS Timing Diagrams ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS EQUIVALENT CIRCUITS THEORY OF OPERATION ADC ARCHITECTURE ANALOG INPUT CONSIDERATIONS Differential Input Configurations VOLTAGE REFERENCE RBIAS CLOCK INPUT CONSIDERATIONS Clock Input Options Clocking Modes Interleave Performance DIGITAL OUTPUTS Digital Output Enable Function () BUILT-IN SELF-TEST (BIST) AND OUTPUT TEST BUILT-IN SELF-TEST (BIST) OUTPUT TEST MODES SERIAL PORT INTERFACE (SPI) CONFIGURATION USING THE SPI HARDWARE INTERFACE CONFIGURATION WITHOUT THE SPI SPI ACCESSIBLE FEATURES MEMORY MAP READING THE MEMORY MAP REGISTER TABLE Open Locations Default Values Logic Levels Transfer Register Map Channel-Specific Registers MEMORY MAP REGISTER TABLE MEMORY MAP REGISTER DESCRIPTIONS Voltage Reference (Register 0x18) Bits[7:5]—Reserved Bits[4:0]—Voltage Reference APPLICATIONS INFORMATION DESIGN GUIDELINES Power and Ground Recommendations Exposed Paddle Thermal Heat Sink Recommendations VCM RBIAS Reference Decoupling SPI Port OUTLINE DIMENSIONS ORDERING GUIDE