Datasheet ADXL180 (Analog Devices) - 3
| Hersteller | Analog Devices |
| Beschreibung | Configurable, High-g, iMEMS® Accelerometer |
| Seiten / Seite | 61 / 3 — ADXL180. TABLE OF CONTENTS |
| Revision | B |
| Dateiformat / Größe | PDF / 630 Kb |
| Dokumentensprache | Englisch |
ADXL180. TABLE OF CONTENTS
Modelllinie für dieses Datenblatt
Textversion des Dokuments
link to page 1 link to page 1 link to page 1 link to page 1 link to page 4 link to page 5 link to page 8 link to page 8 link to page 9 link to page 10 link to page 11 link to page 11 link to page 11 link to page 12 link to page 12 link to page 12 link to page 12 link to page 12 link to page 14 link to page 14 link to page 14 link to page 15 link to page 15 link to page 15 link to page 15 link to page 15 link to page 15 link to page 15 link to page 15 link to page 15 link to page 16 link to page 16 link to page 17 link to page 18 link to page 20 link to page 24 link to page 24 link to page 24 link to page 26 link to page 27 link to page 27 link to page 28 link to page 29 link to page 29 link to page 29 link to page 29 link to page 31 link to page 38 link to page 41 link to page 41 link to page 42 link to page 42 link to page 42 link to page 42 link to page 42 link to page 44 link to page 44 link to page 44 link to page 44 link to page 45 link to page 45 link to page 45 link to page 46 link to page 46 link to page 46 link to page 46 link to page 46 link to page 46 link to page 46 link to page 47 link to page 47 link to page 48 link to page 49 link to page 49 link to page 50 link to page 51 link to page 51 link to page 51 link to page 51 link to page 51 link to page 52 link to page 52 link to page 52 link to page 53 link to page 54 link to page 54 link to page 54 link to page 54 link to page 54 link to page 54 link to page 54
ADXL180 TABLE OF CONTENTS
Features .. 1 Phase 2: Mode Description ... 30 Applications ... 1 Phase 3: Self-Test Diagnostic .. 37 General Description ... 1 Phase 4: Auto-Zero Initialization ... 40 Functional Block Diagram .. 1 Phase 5: Normal Operation .. 40 Revision History ... 3 Signal Range and Filtering .. 41 Specifications ... 4 Transfer Function Overview ... 41 Absolute Maximum Ratings .. 7 Range .. 41 ESD Caution .. 7 Three-Pole Bessel Filter ... 41 Pin Configuration and Function Descriptions ... 8 Auto-Zero Operation ... 41 Terminology .. 9 Error Detection ... 43 Theory of Operation .. 10 Overview ... 43 Overview .. 10 Parity Error Due to Communications Protocol Configuration Acceleration Sensor .. 10 Bit Error ... 43 Signal Processing .. 11 Self-Test Error ... 44 Digital Communications State Machine ... 11 Offset Error/Offset Drift Monitoring .. 44 2-Wire Current Modulated Interface ... 11 Voltage Regulator Monitor Reset Operation .. 44 Synchronous Operation and Dual Device Bus ... 11 Test and Diagnostic Tools ... 45 Programmed Memory and Configurability .. 11 VSCI Signal Chain Input Test Pin .. 45 Physical Interface .. 13 VSCO Analog Signal Chain Output Test Pin .. 45 Application Circuit ... 13 Configuration Specification .. 46 Current Modulation ... 13 Overview ... 46 Manchester Data Encoding ... 14 Configuration Mode Transmit Communications Protocol .. 47 Operation at Low V Configuration Mode Command (Receive) Communications BP or Low VDD .. 14 Protocol.. 48 Operation at High VDD ... 14 Configuration Mode Communications Handshaking .. 49 Communications Timing and Bus Topologies ... 15 Configuration and User Data Registers .. 50 Data Transmission .. 15 Configuration Mode Exit .. 50 Asynchronous Communication ... 16 Serial Number and Manufacturer Identification Data Synchronous Communication .. 17 Registers ... 50 Synchronous Communication Mode—Dual Device ... 19 Programming the Configuration and User Data Registers .. 50 Data Frame Definition ... 23 OTP Programming Conditions and Considerations .. 51 Data Frame Transmission Format .. 23 Configuration/User Register OTP Parity .. 51 Data Frame Configuration Options ... 23 Configuration Mode Error Reporting ... 51 Acceleration Data Coding ... 25 Configuration Register Reference .. 52 State Vector Coding ... 26 UD[7:0] User Data Bits .. 53 State Vector Descriptions .. 26 UD8 Configuration Bit .. 53 Transmission Error Detection Options ... 27 BDE .. 53 Application Layer: Communication Protocol State Machine ... 28 SCOE .. 53 ADXL180 State Machine ... 28 FDLY .. 53 Phase 1: Power-on-Reset Initialization .. 28 ADME .. 53 Phase 2: Device Data Transmission ... 28 STI .. 53 Rev. A | Page 2 of 60 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAM TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TERMINOLOGY THEORY OF OPERATION OVERVIEW ACCELERATION SENSOR SIGNAL PROCESSING DIGITAL COMMUNICATIONS STATE MACHINE 2-WIRE CURRENT MODULATED INTERFACE SYNCHRONOUS OPERATION AND DUAL DEVICE BUS PROGRAMMED MEMORY AND CONFIGURABILITY Factory-Programmed Serial Number and Manufacturer Information User-Programmable Data Register User-Programmed Configuration Physical Layer (ISO Layer 1) Data Link Layer (ISO Layer 2) Application Layer (ISO Layer 7) PHYSICAL INTERFACE APPLICATION CIRCUIT CURRENT MODULATION MANCHESTER DATA ENCODING OPERATION AT LOW VBP OR LOW VDD OPERATION AT HIGH VDD COMMUNICATIONS TIMING AND BUS TOPOLOGIES DATA TRANSMISSION ASYNCHRONOUS COMMUNICATION Asynchronous Single Device Point-to-Point Topology SYNCHRONOUS COMMUNICATION Configuring the ADXL180 for Synchronous Operation Synchronization Pulse Detection Bus Discharge Enable Synchronous Single Device Point-to-Point Topology SYNCHRONOUS COMMUNICATION MODE—DUAL DEVICE Configuring Synchronous Operation Delay Selection Fixed Delay Mode Autodelay Mode Dual Device Synchronous Parallel Topology Dual Device Synchronous Series Topology DATA FRAME DEFINITION DATA FRAME TRANSMISSION FORMAT DATA FRAME CONFIGURATION OPTIONS ACCELERATION DATA CODING STATE VECTOR CODING STATE VECTOR DESCRIPTIONS TRANSMISSION ERROR DETECTION OPTIONS CRC Encoding Parity Encoding APPLICATION LAYER: COMMUNICATION PROTOCOL STATE MACHINE ADXL180 STATE MACHINE PHASE 1: POWER-ON-RESET INITIALIZATION PHASE 2: DEVICE DATA TRANSMISSION Overview Influence of MD on Data Range Device Data Mapping in Phase 2 PHASE 2: MODE DESCRIPTION Mode 0 Asynchronous Mode Synchronous Mode Mode 1 Mode 2 Device Data User Bits and User Register (UREG) 10-Bit Data and Mode 2 Mode 3 Device Data User Register (UREG) Use with State Vector Enabled Illegal Configuration: Mode 3 and 8-Bit Data PHASE 3: SELF-TEST DIAGNOSTIC Concept of Self-Test Internal and External Self-Test Option External Self-Test Internal Self-Test Influence of MD Selections On Transmitted Self-Test Data PHASE 4: AUTO-ZERO INITIALIZATION Fast Auto-Zero Mode Error Reporting PHASE 5: NORMAL OPERATION Slow Auto-Zero Error Reporting SIGNAL RANGE AND FILTERING TRANSFER FUNCTION OVERVIEW RANGE THREE-POLE BESSEL FILTER AUTO-ZERO OPERATION Offset Drift Monitoring ERROR DETECTION OVERVIEW PARITY ERROR DUE TO COMMUNICATIONS PROTOCOL CONFIGURATION BIT ERROR SELF-TEST ERROR OFFSET ERROR/OFFSET DRIFT MONITORING VOLTAGE REGULATOR MONITOR RESET OPERATION TEST AND DIAGNOSTIC TOOLS VSCI SIGNAL CHAIN INPUT TEST PIN VSCO ANALOG SIGNAL CHAIN OUTPUT TEST PIN CONFIGURATION SPECIFICATION OVERVIEW CONFIGURATION MODE TRANSMIT COMMUNICATIONS PROTOCOL CONFIGURATION MODE COMMAND (RECEIVE) COMMUNICATIONS PROTOCOL CONFIGURATION MODE COMMUNICATIONS HANDSHAKING CONFIGURATION AND USER DATA REGISTERS CONFIGURATION MODE EXIT SERIAL NUMBER AND MANUFACTURER IDENTIFICATION DATA REGISTERS PROGRAMMING THE CONFIGURATION AND USER DATA REGISTERS OTP PROGRAMMING CONDITIONS AND CONSIDERATIONS CONFIGURATION/USER REGISTER OTP PARITY CONFIGURATION MODE ERROR REPORTING CONFIGURATION REGISTER REFERENCE UD[7:0] USER DATA BITS UD8 CONFIGURATION BIT BDE SCOE FDLY ADME STI FC[1:0] RG[2:0] MD[1:0] SYEN AZE ERC DAT SVD CUPAR AND CUPRG AXIS OF SENSITIVITY BRANDING OUTLINE DIMENSIONS ORDERING GUIDE
ADXL180 TABLE OF CONTENTS
Features .. 1 Phase 2: Mode Description ... 30 Applications ... 1 Phase 3: Self-Test Diagnostic .. 37 General Description ... 1 Phase 4: Auto-Zero Initialization ... 40 Functional Block Diagram .. 1 Phase 5: Normal Operation .. 40 Revision History ... 3 Signal Range and Filtering .. 41 Specifications ... 4 Transfer Function Overview ... 41 Absolute Maximum Ratings .. 7 Range .. 41 ESD Caution .. 7 Three-Pole Bessel Filter ... 41 Pin Configuration and Function Descriptions ... 8 Auto-Zero Operation ... 41 Terminology .. 9 Error Detection ... 43 Theory of Operation .. 10 Overview ... 43 Overview .. 10 Parity Error Due to Communications Protocol Configuration Acceleration Sensor .. 10 Bit Error ... 43 Signal Processing .. 11 Self-Test Error ... 44 Digital Communications State Machine ... 11 Offset Error/Offset Drift Monitoring .. 44 2-Wire Current Modulated Interface ... 11 Voltage Regulator Monitor Reset Operation .. 44 Synchronous Operation and Dual Device Bus ... 11 Test and Diagnostic Tools ... 45 Programmed Memory and Configurability .. 11 VSCI Signal Chain Input Test Pin .. 45 Physical Interface .. 13 VSCO Analog Signal Chain Output Test Pin .. 45 Application Circuit ... 13 Configuration Specification .. 46 Current Modulation ... 13 Overview ... 46 Manchester Data Encoding ... 14 Configuration Mode Transmit Communications Protocol .. 47 Operation at Low V Configuration Mode Command (Receive) Communications BP or Low VDD .. 14 Protocol.. 48 Operation at High VDD ... 14 Configuration Mode Communications Handshaking .. 49 Communications Timing and Bus Topologies ... 15 Configuration and User Data Registers .. 50 Data Transmission .. 15 Configuration Mode Exit .. 50 Asynchronous Communication ... 16 Serial Number and Manufacturer Identification Data Synchronous Communication .. 17 Registers ... 50 Synchronous Communication Mode—Dual Device ... 19 Programming the Configuration and User Data Registers .. 50 Data Frame Definition ... 23 OTP Programming Conditions and Considerations .. 51 Data Frame Transmission Format .. 23 Configuration/User Register OTP Parity .. 51 Data Frame Configuration Options ... 23 Configuration Mode Error Reporting ... 51 Acceleration Data Coding ... 25 Configuration Register Reference .. 52 State Vector Coding ... 26 UD[7:0] User Data Bits .. 53 State Vector Descriptions .. 26 UD8 Configuration Bit .. 53 Transmission Error Detection Options ... 27 BDE .. 53 Application Layer: Communication Protocol State Machine ... 28 SCOE .. 53 ADXL180 State Machine ... 28 FDLY .. 53 Phase 1: Power-on-Reset Initialization .. 28 ADME .. 53 Phase 2: Device Data Transmission ... 28 STI .. 53 Rev. A | Page 2 of 60 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAM TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TERMINOLOGY THEORY OF OPERATION OVERVIEW ACCELERATION SENSOR SIGNAL PROCESSING DIGITAL COMMUNICATIONS STATE MACHINE 2-WIRE CURRENT MODULATED INTERFACE SYNCHRONOUS OPERATION AND DUAL DEVICE BUS PROGRAMMED MEMORY AND CONFIGURABILITY Factory-Programmed Serial Number and Manufacturer Information User-Programmable Data Register User-Programmed Configuration Physical Layer (ISO Layer 1) Data Link Layer (ISO Layer 2) Application Layer (ISO Layer 7) PHYSICAL INTERFACE APPLICATION CIRCUIT CURRENT MODULATION MANCHESTER DATA ENCODING OPERATION AT LOW VBP OR LOW VDD OPERATION AT HIGH VDD COMMUNICATIONS TIMING AND BUS TOPOLOGIES DATA TRANSMISSION ASYNCHRONOUS COMMUNICATION Asynchronous Single Device Point-to-Point Topology SYNCHRONOUS COMMUNICATION Configuring the ADXL180 for Synchronous Operation Synchronization Pulse Detection Bus Discharge Enable Synchronous Single Device Point-to-Point Topology SYNCHRONOUS COMMUNICATION MODE—DUAL DEVICE Configuring Synchronous Operation Delay Selection Fixed Delay Mode Autodelay Mode Dual Device Synchronous Parallel Topology Dual Device Synchronous Series Topology DATA FRAME DEFINITION DATA FRAME TRANSMISSION FORMAT DATA FRAME CONFIGURATION OPTIONS ACCELERATION DATA CODING STATE VECTOR CODING STATE VECTOR DESCRIPTIONS TRANSMISSION ERROR DETECTION OPTIONS CRC Encoding Parity Encoding APPLICATION LAYER: COMMUNICATION PROTOCOL STATE MACHINE ADXL180 STATE MACHINE PHASE 1: POWER-ON-RESET INITIALIZATION PHASE 2: DEVICE DATA TRANSMISSION Overview Influence of MD on Data Range Device Data Mapping in Phase 2 PHASE 2: MODE DESCRIPTION Mode 0 Asynchronous Mode Synchronous Mode Mode 1 Mode 2 Device Data User Bits and User Register (UREG) 10-Bit Data and Mode 2 Mode 3 Device Data User Register (UREG) Use with State Vector Enabled Illegal Configuration: Mode 3 and 8-Bit Data PHASE 3: SELF-TEST DIAGNOSTIC Concept of Self-Test Internal and External Self-Test Option External Self-Test Internal Self-Test Influence of MD Selections On Transmitted Self-Test Data PHASE 4: AUTO-ZERO INITIALIZATION Fast Auto-Zero Mode Error Reporting PHASE 5: NORMAL OPERATION Slow Auto-Zero Error Reporting SIGNAL RANGE AND FILTERING TRANSFER FUNCTION OVERVIEW RANGE THREE-POLE BESSEL FILTER AUTO-ZERO OPERATION Offset Drift Monitoring ERROR DETECTION OVERVIEW PARITY ERROR DUE TO COMMUNICATIONS PROTOCOL CONFIGURATION BIT ERROR SELF-TEST ERROR OFFSET ERROR/OFFSET DRIFT MONITORING VOLTAGE REGULATOR MONITOR RESET OPERATION TEST AND DIAGNOSTIC TOOLS VSCI SIGNAL CHAIN INPUT TEST PIN VSCO ANALOG SIGNAL CHAIN OUTPUT TEST PIN CONFIGURATION SPECIFICATION OVERVIEW CONFIGURATION MODE TRANSMIT COMMUNICATIONS PROTOCOL CONFIGURATION MODE COMMAND (RECEIVE) COMMUNICATIONS PROTOCOL CONFIGURATION MODE COMMUNICATIONS HANDSHAKING CONFIGURATION AND USER DATA REGISTERS CONFIGURATION MODE EXIT SERIAL NUMBER AND MANUFACTURER IDENTIFICATION DATA REGISTERS PROGRAMMING THE CONFIGURATION AND USER DATA REGISTERS OTP PROGRAMMING CONDITIONS AND CONSIDERATIONS CONFIGURATION/USER REGISTER OTP PARITY CONFIGURATION MODE ERROR REPORTING CONFIGURATION REGISTER REFERENCE UD[7:0] USER DATA BITS UD8 CONFIGURATION BIT BDE SCOE FDLY ADME STI FC[1:0] RG[2:0] MD[1:0] SYEN AZE ERC DAT SVD CUPAR AND CUPRG AXIS OF SENSITIVITY BRANDING OUTLINE DIMENSIONS ORDERING GUIDE