Datasheet AD7452 (Analog Devices) - 4
| Hersteller | Analog Devices |
| Beschreibung | Differential Input, 555 kSPS, 12-Bit A/D Converter in 8-Lead SOT-23 |
| Seiten / Seite | 25 / 4 — Data Sheet. AD7452. SPECIFICATIONS. Table 1. Parameter. Test … |
| Revision | C |
| Dateiformat / Größe | PDF / 648 Kb |
| Dokumentensprache | Englisch |
Data Sheet. AD7452. SPECIFICATIONS. Table 1. Parameter. Test Conditions/Comments. B Version2. Unit
Modelllinie für dieses Datenblatt
Textversion des Dokuments
link to page 4 link to page 4 link to page 5 link to page 5 link to page 5 link to page 5 link to page 5 link to page 5 link to page 5 link to page 5 link to page 5 link to page 5 link to page 5 link to page 5 link to page 5 link to page 5 link to page 5
Data Sheet AD7452 SPECIFICATIONS
VDD = 2.7 V to 3.6 V, fSCLK = 10 MHz, fS = 555 kSPS, VREF = 2.0 V; VDD = 4.75 V to 5.25 V, fSCLK = 10 MHz, fS = 555 kSPS, VREF = 2.5 V; V 1 CM = VREF; TA = TMIN to TMAX, unless otherwise noted.
Table 1. Parameter Test Conditions/Comments B Version2 Unit
DYNAMIC PERFORMANCE f = 100 kHz IN Signal-to-(Noise + Distortion) (SINAD)3 70 dB min Total Harmonic Distortion (THD)3 V = 4.75 V to 5.25 V, –86 dB typ –76 dB max DD V = 2.7 V to 3.6 V, –84 dB typ –74 dB max DD Peak Harmonic or Spurious Noise3 V = 4.75 V to 5.25 V, –86 dB typ –76 dB max DD V = 2.7 V to 3.6 V, –84 dB typ –74 dB max DD Intermodulation Distortion (IMD)3 fa = 90 kHz, fb = 110 kHz Second-Order Terms –89 dB typ Third-Order Terms –89 dB typ Aperture Delay3 5 ns typ Aperture Jitter3 50 ps typ Full Power Bandwidth3, 4 @ –3 dB 20 MHz typ @ –0.1 dB 2.5 MHz typ DC ACCURACY Resolution 12 Bits Integral Nonlinearity (INL) 3 ±1 LSB max Differential Nonlinearity (DNL) 3 Guaranteed no missed codes to 12 bits ± 0.95 LSB max Zero-Code Error3 ±6 LSB max Positive Gain Error3 ±2 LSB max Negative Gain Error3 ±2 LSB max ANALOG INPUT Full-Scale Input Span 2 × V 5 V – V V REF IN+ IN– Absolute Input Voltage V V = V V 1 ± V /2 V IN+ CM REF CM REF V V = V V 1 ± V /2 V IN– CM REF CM REF DC Leakage Current ±1 µA max Input Capacitance When in track/hold 30/10 pF typ REFERENCE INPUT V Input Voltage V = 4.75 V to 5.25 V (±1% tolerance for 2.56 V REF DD specified performance) V = 2.7 V to 3.6 V (±1% tolerance for 2.07 V DD specified performance) DC Leakage Current ±1 µA max V Input Capacitance When in track/hold 10/30 pF typ REF LOGIC INPUTS Input High Voltage, V 2.4 V min INH Input Low Voltage, V 0.8 V max INL Input Current, I Typically 10 nA, V = 0 V or V ±1 µA max IN IN DD Input Capacitance, C 8 10 pF max IN LOGIC OUTPUTS Output High Voltage, V V = 4.75 V to 5.25 V, I = 200 µA 2.8 V min OH DD SOURCE V = 2.7 V to 3.6 V, I = 200 µA 2.4 V min DD SOURCE Output Low Voltage, V I = 200 µA 0.4 V max OL SINK Floating-State Leakage Current ±1 µA max Floating-State Output Capacitance8 10 pF max Output Coding Twos Complement Rev. C | Page 3 of 24 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAM PRODUCT HIGHLIGHTS TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS TIMING SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TERMINOLOGY TYPICAL PERFORMANCE CHARACTERISTICS CIRCUIT INFORMATION CONVERTER OPERATION ADC TRANSFER FUNCTION TYPICAL CONNECTION DIAGRAM ANALOG INPUT Analog Input Structure DRIVING DIFFERENTIAL INPUTS Differential Amplifier Op Amp Pair RF Transformer DIGITAL INPUTS REFERENCE Example 1 Example 2 SINGLE-ENDED OPERATION SERIAL INTERFACE Timing Example MODES OF OPERATION NORMAL MODE POWER-DOWN MODE POWER-UP TIME POWER vs. THROUGHPUT RATE APPLICATION HINTS Grounding and Layout EVALUATING THE AD7452’S PERFORMANCE OUTLINE DIMENSIONS ORDERING GUIDE
Data Sheet AD7452 SPECIFICATIONS
VDD = 2.7 V to 3.6 V, fSCLK = 10 MHz, fS = 555 kSPS, VREF = 2.0 V; VDD = 4.75 V to 5.25 V, fSCLK = 10 MHz, fS = 555 kSPS, VREF = 2.5 V; V 1 CM = VREF; TA = TMIN to TMAX, unless otherwise noted.
Table 1. Parameter Test Conditions/Comments B Version2 Unit
DYNAMIC PERFORMANCE f = 100 kHz IN Signal-to-(Noise + Distortion) (SINAD)3 70 dB min Total Harmonic Distortion (THD)3 V = 4.75 V to 5.25 V, –86 dB typ –76 dB max DD V = 2.7 V to 3.6 V, –84 dB typ –74 dB max DD Peak Harmonic or Spurious Noise3 V = 4.75 V to 5.25 V, –86 dB typ –76 dB max DD V = 2.7 V to 3.6 V, –84 dB typ –74 dB max DD Intermodulation Distortion (IMD)3 fa = 90 kHz, fb = 110 kHz Second-Order Terms –89 dB typ Third-Order Terms –89 dB typ Aperture Delay3 5 ns typ Aperture Jitter3 50 ps typ Full Power Bandwidth3, 4 @ –3 dB 20 MHz typ @ –0.1 dB 2.5 MHz typ DC ACCURACY Resolution 12 Bits Integral Nonlinearity (INL) 3 ±1 LSB max Differential Nonlinearity (DNL) 3 Guaranteed no missed codes to 12 bits ± 0.95 LSB max Zero-Code Error3 ±6 LSB max Positive Gain Error3 ±2 LSB max Negative Gain Error3 ±2 LSB max ANALOG INPUT Full-Scale Input Span 2 × V 5 V – V V REF IN+ IN– Absolute Input Voltage V V = V V 1 ± V /2 V IN+ CM REF CM REF V V = V V 1 ± V /2 V IN– CM REF CM REF DC Leakage Current ±1 µA max Input Capacitance When in track/hold 30/10 pF typ REFERENCE INPUT V Input Voltage V = 4.75 V to 5.25 V (±1% tolerance for 2.56 V REF DD specified performance) V = 2.7 V to 3.6 V (±1% tolerance for 2.07 V DD specified performance) DC Leakage Current ±1 µA max V Input Capacitance When in track/hold 10/30 pF typ REF LOGIC INPUTS Input High Voltage, V 2.4 V min INH Input Low Voltage, V 0.8 V max INL Input Current, I Typically 10 nA, V = 0 V or V ±1 µA max IN IN DD Input Capacitance, C 8 10 pF max IN LOGIC OUTPUTS Output High Voltage, V V = 4.75 V to 5.25 V, I = 200 µA 2.8 V min OH DD SOURCE V = 2.7 V to 3.6 V, I = 200 µA 2.4 V min DD SOURCE Output Low Voltage, V I = 200 µA 0.4 V max OL SINK Floating-State Leakage Current ±1 µA max Floating-State Output Capacitance8 10 pF max Output Coding Twos Complement Rev. C | Page 3 of 24 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAM PRODUCT HIGHLIGHTS TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS TIMING SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TERMINOLOGY TYPICAL PERFORMANCE CHARACTERISTICS CIRCUIT INFORMATION CONVERTER OPERATION ADC TRANSFER FUNCTION TYPICAL CONNECTION DIAGRAM ANALOG INPUT Analog Input Structure DRIVING DIFFERENTIAL INPUTS Differential Amplifier Op Amp Pair RF Transformer DIGITAL INPUTS REFERENCE Example 1 Example 2 SINGLE-ENDED OPERATION SERIAL INTERFACE Timing Example MODES OF OPERATION NORMAL MODE POWER-DOWN MODE POWER-UP TIME POWER vs. THROUGHPUT RATE APPLICATION HINTS Grounding and Layout EVALUATING THE AD7452’S PERFORMANCE OUTLINE DIMENSIONS ORDERING GUIDE