Datasheet AEM00330 (E-peas) - 2
| Hersteller | E-peas |
| Beschreibung | Highly Versatile Buck-Boost Ambient Energy Manager with Source Voltage Level Configuration |
| Seiten / Seite | 30 / 2 — DATASHEET. AEM00330. Table of Contents 1. Introduction. 2. Absolute … |
| Dateiformat / Größe | PDF / 896 Kb |
| Dokumentensprache | Englisch |
DATASHEET. AEM00330. Table of Contents 1. Introduction. 2. Absolute Maximum Ratings. 3. Thermal Resistance
Modelllinie für dieses Datenblatt
Textversion des Dokuments
link to page 5 link to page 5 link to page 8 link to page 8 link to page 9 link to page 10 link to page 11 link to page 12 link to page 12 link to page 13 link to page 14 link to page 14 link to page 15 link to page 15 link to page 15 link to page 16 link to page 16 link to page 17 link to page 18 link to page 18 link to page 18 link to page 19 link to page 20 link to page 21 link to page 21 link to page 22 link to page 24 link to page 25 link to page 25 link to page 25 link to page 26 link to page 26 link to page 27 link to page 28 link to page 29 link to page 29 link to page 30 link to page 30
DATASHEET AEM00330 Table of Contents 1. Introduction 5 2. Absolute Maximum Ratings 8 3. Thermal Resistance 8 4. Typical Electrical Characteristics at 25 °C 9 5. Recommended Operation Conditions 10 6. Functional Block Diagram 11 7. Theory of Operation 12
7.1. DCDC Converter . .12 7.2. Reset, Wake Up and Start States . 13 7.3. Supply State . .14 7.4. Shutdown State . .14 7.5. Sleep State . 15 7.6. Source Voltage Regulation . .15 7.7. Balancing for Dual-Cel Supercapacitor . 15
8. System Configuration 16
8.1. High Power / Low Power Mode . 16 8.2. Storage Element Configuration . 17 8.3. Load Configuration . .18 8.4. Custom Mode Configuration . .18 8.5. Disable Storage Element Charging . .18 8.6. Source Level Configuration . 19 8.7. External Components . 20
9. Typical Application Circuits 21
9.1. Example Circuit 1 . 21 9.2. Example Circuit 2 . 22 9.3. Circuit Behaviour . 24
9.4. DCDC Conversion Efficiency From SRC to STO in Low Power Mode 25
9.4. DCDC Conversion Efficiency From SRC to STO in Low Power Mode . .25 9.5. DCDC Conversion Efficiency From SRC to STO in High Power Mode . .25 9.6. DCDC Conversion Efficiency From STO to LOAD in Low Power Mode . .26 9.7. DCDC Conversion Efficiency From STO to LOAD in High Power Mode . .26
10. Schematic 27 11. Layout 28 12. Package Information 29
12.1. Plastic Quad Flatpack No-Lead (QFN 40-pin 5x5mm) . 29 12.2. Board Layout . .30
13. Revision History 30
DS_AEM00330_Rev1.0 Copyright © 2022 e-peas SA Confidential 2 Document Outline Table of Contents List of Tables 1. Introduction 2. Absolute Maximum Ratings 3. Thermal Resistance 4. Typical Electrical Characteristics at 25 °C 5. Recommended Operation Conditions 6. Functional Block Diagram 7. Theory of Operation 7.1. DCDC Converter 7.2. Reset, Wake Up and Start States 7.2.1. Storage Element Priority Supercapacitor as a Storage Element Battery as a Storage Element 7.2.2. Load Priority 7.3. Supply State 7.4. Shutdown State 7.5. Sleep State 7.6. Source Voltage Regulation 7.7. Balancing for Dual-Cell Supercapacitor 8. System Configuration 8.1. High Power / Low Power Mode 8.2. Storage Element Configuration 8.3. Load Configuration 8.4. Custom Mode Configuration 8.5. Disable Storage Element Charging 8.6. Source Level Configuration 8.7. External Components 8.7.1. Storage element information 8.7.2. External inductor information 8.7.3. External capacitors information CSRC CINT CLOAD 9. Typical Application Circuits 9.1. Example Circuit 1 9.2. Example Circuit 2 9.3. Circuit Behaviour 9.4. DCDC Conversion Efficiency From SRC to STO in Low Power Mode 9.4. DCDC Conversion Efficiency From SRC to STO in Low Power Mode 9.5. DCDC Conversion Efficiency From SRC to STO in High Power Mode 9.6. DCDC Conversion Efficiency From STO to LOAD in Low Power Mode 9.7. DCDC Conversion Efficiency From STO to LOAD in High Power Mode 10. Schematic 11. Layout 12. Package Information 12.1. Plastic Quad Flatpack No-Lead (QFN 40-pin 5x5mm) 12.2. Board Layout 13. Revision History
DATASHEET AEM00330 Table of Contents 1. Introduction 5 2. Absolute Maximum Ratings 8 3. Thermal Resistance 8 4. Typical Electrical Characteristics at 25 °C 9 5. Recommended Operation Conditions 10 6. Functional Block Diagram 11 7. Theory of Operation 12
7.1. DCDC Converter . .12 7.2. Reset, Wake Up and Start States . 13 7.3. Supply State . .14 7.4. Shutdown State . .14 7.5. Sleep State . 15 7.6. Source Voltage Regulation . .15 7.7. Balancing for Dual-Cel Supercapacitor . 15
8. System Configuration 16
8.1. High Power / Low Power Mode . 16 8.2. Storage Element Configuration . 17 8.3. Load Configuration . .18 8.4. Custom Mode Configuration . .18 8.5. Disable Storage Element Charging . .18 8.6. Source Level Configuration . 19 8.7. External Components . 20
9. Typical Application Circuits 21
9.1. Example Circuit 1 . 21 9.2. Example Circuit 2 . 22 9.3. Circuit Behaviour . 24
9.4. DCDC Conversion Efficiency From SRC to STO in Low Power Mode 25
9.4. DCDC Conversion Efficiency From SRC to STO in Low Power Mode . .25 9.5. DCDC Conversion Efficiency From SRC to STO in High Power Mode . .25 9.6. DCDC Conversion Efficiency From STO to LOAD in Low Power Mode . .26 9.7. DCDC Conversion Efficiency From STO to LOAD in High Power Mode . .26
10. Schematic 27 11. Layout 28 12. Package Information 29
12.1. Plastic Quad Flatpack No-Lead (QFN 40-pin 5x5mm) . 29 12.2. Board Layout . .30
13. Revision History 30
DS_AEM00330_Rev1.0 Copyright © 2022 e-peas SA Confidential 2 Document Outline Table of Contents List of Tables 1. Introduction 2. Absolute Maximum Ratings 3. Thermal Resistance 4. Typical Electrical Characteristics at 25 °C 5. Recommended Operation Conditions 6. Functional Block Diagram 7. Theory of Operation 7.1. DCDC Converter 7.2. Reset, Wake Up and Start States 7.2.1. Storage Element Priority Supercapacitor as a Storage Element Battery as a Storage Element 7.2.2. Load Priority 7.3. Supply State 7.4. Shutdown State 7.5. Sleep State 7.6. Source Voltage Regulation 7.7. Balancing for Dual-Cell Supercapacitor 8. System Configuration 8.1. High Power / Low Power Mode 8.2. Storage Element Configuration 8.3. Load Configuration 8.4. Custom Mode Configuration 8.5. Disable Storage Element Charging 8.6. Source Level Configuration 8.7. External Components 8.7.1. Storage element information 8.7.2. External inductor information 8.7.3. External capacitors information CSRC CINT CLOAD 9. Typical Application Circuits 9.1. Example Circuit 1 9.2. Example Circuit 2 9.3. Circuit Behaviour 9.4. DCDC Conversion Efficiency From SRC to STO in Low Power Mode 9.4. DCDC Conversion Efficiency From SRC to STO in Low Power Mode 9.5. DCDC Conversion Efficiency From SRC to STO in High Power Mode 9.6. DCDC Conversion Efficiency From STO to LOAD in Low Power Mode 9.7. DCDC Conversion Efficiency From STO to LOAD in High Power Mode 10. Schematic 11. Layout 12. Package Information 12.1. Plastic Quad Flatpack No-Lead (QFN 40-pin 5x5mm) 12.2. Board Layout 13. Revision History