Datasheet AD8488 (Analog Devices) - 3
| Hersteller | Analog Devices |
| Beschreibung | 128-Channel Digital X-Ray Analog Front End |
| Seiten / Seite | 20 / 3 — Data Sheet. AD8488. SPECIFICATIONS. Table 1. Parameter. Test … |
| Revision | A |
| Dateiformat / Größe | PDF / 359 Kb |
| Dokumentensprache | Englisch |
Data Sheet. AD8488. SPECIFICATIONS. Table 1. Parameter. Test Conditions/Comments. Min. Typ. Max. Unit
Modelllinie für dieses Datenblatt
Textversion des Dokuments
link to page 13 link to page 4 link to page 4 link to page 4
Data Sheet AD8488 SPECIFICATIONS
Default test conditions, unless otherwise specified: VDD = 5 V, VCC = 5 V, LPF resistor (R1) = 130 kΩ, base panel temperature = 30°C, Pin PWR = logic low, G = 1 V/V, CH = 0.5 pF, and CPANEL = 38 pF.
Table 1. Parameter Test Conditions/Comments Min Typ Max Unit
INPUT LEAKAGE CURRENT −10 −1.5 +10 pA/channel CHARGE CONVERSION RATE1 See Figure 16 CF1 = 0.45 pF 1.7 2.3 2.9 V/pC CF1 = 0.9 pF 0.85 1.1 1.4 V/pC CF1 = 3.5 pF 0.21 0.28 0.36 V/pC CF1 = 7 pF 0.10 0.14 0.18 V/pC GAIN CHARACTERISTICS Accuracy2 CF1 = 7 pF G = 1 0.98 1 1.02 V/V G = 2 1.96 2 2.04 V/V G = 3 2.94 3 3.06 V/V G = 4 3.92 4 4.08 V/V G = 5 4.9 5 5.1 V/V G = 6 5.88 6 6.12 V/V G = 7 6.86 7 7.14 V/V G = 8 7.84 8 8.16 V/V G = 9 8.82 9 9.18 V/V G = 10 9.8 10 10.2 V/V Gain Step Linear to 7 pC input charge 1 V/V Error vs. Temperature3 0.003 %/°C MAXIMUM INPUT CHARGE CF1 = 0.45 pF 0.45 pC CF1 = 0.9 pF 0.9 pC CF1 = 3.5 pF 3.5 pC CF1 = 7 pF 7 pC CLOCK Frequency 1 15 MHz Rise and Fall Time 6 ns LOGIC INTERFACE WR, CF1SELx, FSELx, GNSELx, HOLD, GRST, IRST, TSTx, CK_ENx, PWR, CS_A, CS_B Input High 3.25 V Input Low 1.15 V Leakage Current 14.5e−6 1 µA POWER SUPPLY Analog Supply Voltage (AVDD) 4.75 5 5.25 V Quiescent Current (AIDD) Pin PWR logic low 230 285 350 mA Current in Low Power Mode Pin PWR logic high 65 90 100 mA Power Consumption Normal Pin PWR logic low 11 mW/channel Low Power Pin PWR logic high 4 mW/channel Digital Supply Voltage (DVDD) 4.75 5 5.25 V Quiescent Current (DIDD) 2 10 mA REFERENCE VOLTAGE VREF 2.048 V Rev. A | Page 3 of 20 Document Outline Features Application General Description Functional Block Diagram Table of Contents Revision History Specifications Absolute Maximum Ratings Thermal Data Thermal Characterization ESD Caution Pin Configuration and Function Descriptions Signal Mnemonics Typical Performance Characteristics Theory of Operation Overview Analog Amplifier Troubleshooting Channels Timing Signals Timing Notes Applications Information Control Register Bit Maps Timing Diagrams Outline Dimensions Ordering Guide
Data Sheet AD8488 SPECIFICATIONS
Default test conditions, unless otherwise specified: VDD = 5 V, VCC = 5 V, LPF resistor (R1) = 130 kΩ, base panel temperature = 30°C, Pin PWR = logic low, G = 1 V/V, CH = 0.5 pF, and CPANEL = 38 pF.
Table 1. Parameter Test Conditions/Comments Min Typ Max Unit
INPUT LEAKAGE CURRENT −10 −1.5 +10 pA/channel CHARGE CONVERSION RATE1 See Figure 16 CF1 = 0.45 pF 1.7 2.3 2.9 V/pC CF1 = 0.9 pF 0.85 1.1 1.4 V/pC CF1 = 3.5 pF 0.21 0.28 0.36 V/pC CF1 = 7 pF 0.10 0.14 0.18 V/pC GAIN CHARACTERISTICS Accuracy2 CF1 = 7 pF G = 1 0.98 1 1.02 V/V G = 2 1.96 2 2.04 V/V G = 3 2.94 3 3.06 V/V G = 4 3.92 4 4.08 V/V G = 5 4.9 5 5.1 V/V G = 6 5.88 6 6.12 V/V G = 7 6.86 7 7.14 V/V G = 8 7.84 8 8.16 V/V G = 9 8.82 9 9.18 V/V G = 10 9.8 10 10.2 V/V Gain Step Linear to 7 pC input charge 1 V/V Error vs. Temperature3 0.003 %/°C MAXIMUM INPUT CHARGE CF1 = 0.45 pF 0.45 pC CF1 = 0.9 pF 0.9 pC CF1 = 3.5 pF 3.5 pC CF1 = 7 pF 7 pC CLOCK Frequency 1 15 MHz Rise and Fall Time 6 ns LOGIC INTERFACE WR, CF1SELx, FSELx, GNSELx, HOLD, GRST, IRST, TSTx, CK_ENx, PWR, CS_A, CS_B Input High 3.25 V Input Low 1.15 V Leakage Current 14.5e−6 1 µA POWER SUPPLY Analog Supply Voltage (AVDD) 4.75 5 5.25 V Quiescent Current (AIDD) Pin PWR logic low 230 285 350 mA Current in Low Power Mode Pin PWR logic high 65 90 100 mA Power Consumption Normal Pin PWR logic low 11 mW/channel Low Power Pin PWR logic high 4 mW/channel Digital Supply Voltage (DVDD) 4.75 5 5.25 V Quiescent Current (DIDD) 2 10 mA REFERENCE VOLTAGE VREF 2.048 V Rev. A | Page 3 of 20 Document Outline Features Application General Description Functional Block Diagram Table of Contents Revision History Specifications Absolute Maximum Ratings Thermal Data Thermal Characterization ESD Caution Pin Configuration and Function Descriptions Signal Mnemonics Typical Performance Characteristics Theory of Operation Overview Analog Amplifier Troubleshooting Channels Timing Signals Timing Notes Applications Information Control Register Bit Maps Timing Diagrams Outline Dimensions Ordering Guide