Datasheet HMC8411LP2FE (Analog Devices) - 6
| Hersteller | Analog Devices |
| Beschreibung | Low Noise Amplifier, 0.01 GHz to 10 GHz |
| Seiten / Seite | 23 / 6 — HMC8411LP2FE. Data Sheet. PIN CONFIGURATION AND FUNCTION DESCRIPTIONS. … |
| Revision | B |
| Dateiformat / Größe | PDF / 554 Kb |
| Dokumentensprache | Englisch |
HMC8411LP2FE. Data Sheet. PIN CONFIGURATION AND FUNCTION DESCRIPTIONS. TOP VIEW. (Not to Scale). BIAS. GND. RFOUT/VDD. NC 3. 4 NC
Modelllinie für dieses Datenblatt
Textversion des Dokuments
link to page 6 link to page 6 link to page 6 link to page 6 link to page 6
HMC8411LP2FE Data Sheet PIN CONFIGURATION AND FUNCTION DESCRIPTIONS HMC8411LP2FE TOP VIEW (Not to Scale) R 1 6 BIAS GND RF 2 5 IN RFOUT/VDD NC 3 4 NC NOTES 1. NC = NO CONNECT. THIS PIN IS NOT CONNECTED INTERNALLY. THIS PIN MUST BE CONNECTED TO THE RF AND DC GROUND.
002
2. EXPOSED PAD. THE EXPOSED PAD MUST BE CONNECTED TO RF AND DC GROUND.
15859- Figure 2. Pin Configuration
Table 6. Pin Function Descriptions Pin No. Mnemonic Description
1 RBIAS Current Mirror Bias Resistor Pin. Use this pin to set the current to the internal resistor by the external resistor. See Figure 3 for the interface schematic. 2 RFIN RF Input (RFIN). This pin is ac-coupled and matched to 50 Ω. See Figure 4 for the interface schematic. 3, 4 NC No Connect. This pin is not connected internally. This pin must be connected to the RF and dc ground. 5 RFOUT/VDD RF Output (RFOUT). This pin is ac-coupled and matched to 50 Ω. See Figure 5 for the interface schematic. Drain Bias for the Amplifier (VDD). This pin is ac-coupled and matched to 50 Ω. See Figure 5 for the interface schematic. 6 GND Ground. This pin must be connected to the RF and dc ground. See Figure 6 for the interface schematic. EPAD Exposed Pad. The exposed pad must be connected to RF and dc ground.
INTERFACE SCHEMATICS RBIAS RFOUT/VDD
006 005 15859- 15859- Figure 3. RBIAS Interface Schematic Figure 5. RFOUT/VDD Interface Schematic
GND RFIN
003 004 15859- 15859- Figure 4. RF Figure 6. GND Interface Schematic IN Interface Schematic Rev. B | Page 6 of 23 Document Outline Features Applications Functional Block Diagram General Description Revision History Specifications 0.01 GHz to 1 GHz Frequency Range 1 GHz to 6 GHz Frequency Range 6 GHz to 10 GHz Frequency Range Absolute Maximum Ratings Thermal Resistance ESD Caution Pin Configuration and Function Descriptions Interface Schematics Typical Performance Characteristics Theory of Operation Applications Information Recommended Bias Sequencing During Power-Up During Power-Down Typical Application Circuit Evaluation Board Outline Dimensions Ordering Guide
HMC8411LP2FE Data Sheet PIN CONFIGURATION AND FUNCTION DESCRIPTIONS HMC8411LP2FE TOP VIEW (Not to Scale) R 1 6 BIAS GND RF 2 5 IN RFOUT/VDD NC 3 4 NC NOTES 1. NC = NO CONNECT. THIS PIN IS NOT CONNECTED INTERNALLY. THIS PIN MUST BE CONNECTED TO THE RF AND DC GROUND.
002
2. EXPOSED PAD. THE EXPOSED PAD MUST BE CONNECTED TO RF AND DC GROUND.
15859- Figure 2. Pin Configuration
Table 6. Pin Function Descriptions Pin No. Mnemonic Description
1 RBIAS Current Mirror Bias Resistor Pin. Use this pin to set the current to the internal resistor by the external resistor. See Figure 3 for the interface schematic. 2 RFIN RF Input (RFIN). This pin is ac-coupled and matched to 50 Ω. See Figure 4 for the interface schematic. 3, 4 NC No Connect. This pin is not connected internally. This pin must be connected to the RF and dc ground. 5 RFOUT/VDD RF Output (RFOUT). This pin is ac-coupled and matched to 50 Ω. See Figure 5 for the interface schematic. Drain Bias for the Amplifier (VDD). This pin is ac-coupled and matched to 50 Ω. See Figure 5 for the interface schematic. 6 GND Ground. This pin must be connected to the RF and dc ground. See Figure 6 for the interface schematic. EPAD Exposed Pad. The exposed pad must be connected to RF and dc ground.
INTERFACE SCHEMATICS RBIAS RFOUT/VDD
006 005 15859- 15859- Figure 3. RBIAS Interface Schematic Figure 5. RFOUT/VDD Interface Schematic
GND RFIN
003 004 15859- 15859- Figure 4. RF Figure 6. GND Interface Schematic IN Interface Schematic Rev. B | Page 6 of 23 Document Outline Features Applications Functional Block Diagram General Description Revision History Specifications 0.01 GHz to 1 GHz Frequency Range 1 GHz to 6 GHz Frequency Range 6 GHz to 10 GHz Frequency Range Absolute Maximum Ratings Thermal Resistance ESD Caution Pin Configuration and Function Descriptions Interface Schematics Typical Performance Characteristics Theory of Operation Applications Information Recommended Bias Sequencing During Power-Up During Power-Down Typical Application Circuit Evaluation Board Outline Dimensions Ordering Guide