Datasheet AD8564 (Analog Devices)

Quad 7 ns Single Supply Comparator AD8564 FEATURES PIN CONFIGURATIONS 5 V single-supply operation –IN A 1 16 –IN D 7 ns propagation delay +IN A +IN D GND V+ANA Low power OUT A OUT D AD8564 Separate input and output sections OUT B OUT C V V –ANA +DIG TTL/CMOS logic-compatible outputs +IN B +IN C
03 -0
Wide output swing –IN B 8 9 –IN C
03 1 1 0
TSSOP, SOIC, and PDIP packages
Figure 1. 16-Lead TSSOP (RU-16)
APPLICATIONS –IN A –IN D High speed timing +IN A +IN D Line receivers GND V+ANA OUT A OUT D Data communications OUT B OUT C High speed V-to-F converters V–ANA V+DIG +IN B Battery operated instrumentation +IN C –IN B –IN C
01 0
High speed sampling systems
3-
AD8564
10 01
Window comparators
Figure 2. 16-Lead Narrow Body SOIC
PCMCIA cards
(R-16)
Upgrade for MAX901 designs –IN A 1 16 –IN D +IN A 2 15 +IN D + – – + GND 3 14 V+ANA OUT A 4 13 OUT D AD8564 OUT B 5 12 OUT C V–ANA 6 11 V+DIG + – – + +IN B 7 10 +IN C
2 00
–IN B 8 9 –IN C
3- 10 1 0 Figure 3. 16-Lead PDIP (N-16)
GENERAL DESCRIPTION
The AD8564 is a quad 7 ns comparator with separate input and All four comparators have similar propagation delays. The output supplies, thus enabling the input stage to be operated propagation delay for rising and falling signals is similar, and from ±5 V dual supplies or a 5 V single supply while maintaining a tracks over temperature and voltage. These characteristics make CMOS-/TTL-compatible output. the AD8564 a good choice for high speed timing and data communications circuits. For a similar single comparator with Fast 7 ns propagation delay makes the AD8564 a good choice latch function, refer to the AD8561 data sheet. for timing circuits and line receivers. Independent analog and digital supplies provide excellent protection from supply pin The AD8564 is specified over the industrial temperature range interaction. The AD8564 is pin compatible with the MAX901 (−40°C to +125°C). The quad AD8564 is available in the 16-lead and has lower supply currents. TSSOP, 16-lead narrow body SOIC, and 16-lead plastic DIP packages.
Rev. B Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Tel: 781.329.4700 www.analog.com Trademarks and registered trademarks are the property of their respective owners. Fax: 781.461.3113 ©1999–2007 Analog Devices, Inc. All rights reserved.
Document Outline FEATURES APPLICATIONS PIN CONFIGURATIONS GENERAL DESCRIPTION TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS ELECTRICAL SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION TYPICAL PERFORMANCE CHARACTERISTICS APPLICATIONS INFORMATION OPTIMIZING HIGH SPEED PERFORMANCE OUTPUT LOADING CONSIDERATIONS INPUT STAGE AND BIAS CURRENTS USING HYSTERESIS OUTLINE DIMENSIONS ORDERING GUIDE