Datasheet ADF4602 (Analog Devices) - 6

link to page 7 link to page 7 link to page 36 link to page 6
ADF4602 Parameter Min Typ Max Unit Test Conditions
Input Frequency 824 960 MHz Input Impedance 50 Ω Input Return Loss −20 dB Noise Figure 4.0 dB 80 dB gain, TX power of −8 dBm Maximum Input Power3 −20 dBm Maximum LNA gain −2 dBm Minimum LNA gain Input IP3 2 dBm ±10 MHz and ±20 MHz offset, 59 dB gain 5 dBm 45 MHz and 90 MHz offset, 59 dB gain Input IP2 40 dBm 45 MHz offset EVM 7 % −60 dBm input Synthesizer Section Channel Resolution 50 kHz Lock Time3 200 μs DAC/GPO CONTROL DAC1 Resolution 5 bits Output Range 2.3 3.15 V VDD > 3.15 V Absolute Accuracy ±50 mV Any code, VDD > 3.2 V Output LSB Step 25 mV Output Capacitive Load 1 nF Output Current −10 +10 mA Output Impedance 1 Ω DAC2 Resolution 6 bits Output Range 0 2.85 V DNL ±0.5 LSB No load INL ±1.0 LSB No load Output Capacitive Load 1 nF Output Current −5 +5 mA Output Impedance 5 Ω GPO1 to GPO4 Output Current 2 mA GPO1, GPO2, GPO3 10 mA GPO4 Output High Voltage 2.6 V Maximum output current Output Low Voltage 0.2 V Maximum output current Switching Time 1 μs 5 pF load LOGIC INPUTS Input High Voltage, VINH 1.2 2.1 V 1.8 V readback mode4 Input High Voltage, VINH 1.2 3.3 V 2.8 V readback mode4 Input Low Voltage, VINL 0.6 V Input Current, IINH/IINL ±1 μA Input Capacitance, CIN 10 pF LOGIC OUTPUTS (SDATA) Output High Voltage, VOH VX − 0.45 V VX = VINT or VSUP8, IOH = 500 μA Output Low Voltage, VOL 0.45 V IOL = 500 μA CLKOUT Rise/Fall 5 ns CLKOUT Load 10 pF TEMPERATURE RANGE (TA) 0 85 °C Rev. A | Page 6 of 36 Document Outline FEATURES APPLICATIONS FUNCTIONAL BLOCK DIAGRAM TABLE OF CONTENTS REVISION HISTORY GENERAL DESCRIPTION SPECIFICATIONS TIMING CHARACTERISTICS ABSOLUTE MAXIMUM RATINGS ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS THEORY OF OPERATION TRANSMITTER DESCRIPTION I/Q Baseband I/Q Modulator VCO Output TX Output Baluns DACS GENERAL PURPOSE OUTPUTS RECEIVER DESCRIPTION LNAs Mixers Baseband Section Gain Control DC Offset Compensation POWER MANAGEMENT FREQUENCY SYNTHESIS Reference Path SERIAL PORT INTERFACE (SPI) Format OPERATION AND TIMING Read REGISTERS REGISTER MAP REGISTER DESCRIPTION SOFTWARE INITIALIZATION PROCEDURE INITIALIZATION SEQUENCE Nonvolatile Memory (NVM) Initialization Programming Transmit and Receive frequencies APPLICATIONS INFORMATION INTERFACING THE ADF4602 TO THE AD9963 AD9963 ADC Inputs Interfacing to the AD9963 Rx Baseband Inputs AD9963 DAC Outputs Reference Voltage Current Scaling Resistor, RSET Gain Scaling Parameters RECEIVE SENSITIVITY Interfacing to the AD9963 TX Baseband Outputs OUTLINE DIMENSIONS ORDERING GUIDE