Datasheet 1EDN7550U (Infineon)

HerstellerInfineon
BeschreibungSingle-channel EiceDRIVER gate-drive IC with true differential inputs
Seiten / Seite27 / 1 — EiceDRIVER™ 1EDN7550 and 1EDN8550 Single-channel EiceDRIVER™ gate-drive …
Revision02_02
Dateiformat / GrößePDF / 1.1 Mb
DokumentenspracheEnglisch

EiceDRIVER™ 1EDN7550 and 1EDN8550 Single-channel EiceDRIVER™ gate-drive IC with true differential inputs. Features. Table 1

Datasheet 1EDN7550U Infineon, Revision: 02_02

Modelllinie für dieses Datenblatt

Textversion des Dokuments

link to page 1 link to page 1
EiceDRIVER™ 1EDN7550 and 1EDN8550 Single-channel EiceDRIVER™ gate-drive IC with true differential inputs Features
• Very large common-mode input voltage range (CMR) up to ± 150 V (
Table 1
) • Supply voltage (VDD) up to 20 V • 2 UVLO options: 4 V and 8 V • Separate low impedance source and sink outputs - 4 A / 0.85 Ω source - 8 A / 0.35 Ω sink • 45 ns propagation delay with -7 / +10 ns accuracy • SOT23 or TSNP 6-pin package • Fully qualified for industrial applications according to JEDEC
Description
EiceDRIVER™ 1EDNx550 is a new family of single-channel non-isolated gate-driver ICs. Due to the unique fully differential input circuitry with excellent common-mode rejection, the logic driver state is exclusively controlled by the voltage difference between the two inputs, completely independent of the driver’s reference (ground) potential. This eliminates the risk for false triggering and thus is a significant benefit in all applications exhibiting voltage differences between driver and controller ground, a problem typical for systems with • 4-pin packages (Kelvin Source connection) • high parasitic PCB inductances (long distances, single-layer PCB) • bipolar gate drive In addition, within the common-mode voltage range CMR for PWM signal at 3.3 V as in (
Table 1
), 1EDNx550 allows to address even high-side and half-bridge applications. For PWM signals other than 3.3. V please see the Application note
Applications of 1EDNx550 single-channel lowside EiceDRIVER™ with truly differential inputs. Table 1 Product portfolio Part number CMR static CMR dynamic UVLO Package
1EDN7550B + 72 V / - 84 V ± 150 V 4 V PG-SOT23-6 1EDN8550B + 72 V / - 84 V ± 150 V 8 V PG-SOT23-6 1EDN7550U + 72 V / - 84 V ± 150 V 4 V PG-TSNP-6 1EDNx550 ZVDD VDD Rin1 Rgoff
IN- OUT_SNK
DVRin SGND
GND OUT_SRC
Rgon
IN+ VDD
Rin2 CVDD
Figure 1 Typical application
Datasheet Please read the Important Notice and Warnings at the end of this document Rev. 2.2
www.infineon.com
2019-12-09 Document Outline Features Description Table of contents 1 Pin configuration and description 2 Block diagram 3 Functional description 3.1 Differential input 3.1.1 Common mode input range 3.2 Driver outputs 3.3 Supply voltage and Undervoltage Lockout (UVLO) 4 Electrical characteristics and parameters 4.1 Absolute maximum ratings 4.2 Thermal characteristics 4.3 Operating range 4.4 Electrical characteristics 4.5 Timing diagram 5 Typical characteristics 6 Typical applications 6.1 Switches with Kelvin source connection (4-pin packages) 6.2 Applications with significant parasitic PCB-inductances 6.3 Switches with bipolar gate drive 6.4 High-side switches 7 Layout guidelines 8 Package information 8.1 PG-SOT23-6 package 8.2 PG-TSNP-6 package 9 Device numbers and markings Revision history Disclaimer