Datasheet LTC2321-16 (Analog Devices) - 5

LTC2321-16
ADC TIMING CHARACTERISTICS The
l
denotes the specifications which apply over the full operating temperature range, otherwise specifications are at TA = 25°C (Note 4). SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS
fSMPL Maximum Sampling Frequency l 2 Msps tCYC Time Between Conversions (Note 11) tCYC = tCNVH + tCONV + tREADOUT l 500 1000000 ns tCONV Conversion Time l 220 ns tCNVH CNV High Time l 25 ns tDSCKHCNVH SCK Delay Time to CNV↑ (Note 11) l 0 ns tSCK SCK Period (Notes 12, 13) l 15.6 ns tSCKH SCK High Time l 7 ns tSCKL SCK Low Time l 7 ns tDSCKCLKOUT SCK to CLKOUT Delay (Note 12) l 2.8 10 ns tDCLKOUTSDOV SDO Data Valid Delay from CLKOUT↓ CL = 5pF (Note 12) l 2 ns tHSDO SDO Data Remains Valid Delay from CL = 5pF (Note 11) l 2 ns CLKOUT↓ tDCNVSDOV SDO Data Valid Delay from CNV↓ CL = 5pF (Note 11) l 2.5 3 ns tDCNVSDOZ Bus Relinquish Time After CNV↑ (Note 11) l 3 ns tWAKE REFOUT1,2 Wakeup Time CREFOUT1,2 = 10μF 10 ms
Note 1:
Stresses beyond those listed under Absolute Maximum Ratings +FS un-trimmed deviation from ideal first and last code transitions and may cause permanent damage to the device. Exposure to any Absolute includes the effect of offset error. Maximum Rating condition for extended periods may affect device
Note 8:
All specifications in dB are referred to a full-scale ±4.096V input reliability and lifetime. with REFIN = 4.096V.
Note 2:
All voltage values are with respect to ground.
Note 9:
When REFOUT1,2 is overdriven, the internal reference buffer must
Note 3:
When these pin voltages are taken below ground, or above VDD be turned off by setting REFINT = 0V. or OVDD, they will be clamped by internal diodes. This product can handle
Note 10:
fSMPL = 2MHz, IREFBUF varies proportionally with sample rate. input currents up to 100mA below ground, or above VDD or OVDD, without
Note 11:
Guaranteed by design, not subject to test. latch-up.
Note 12:
Parameter tested and guaranteed at OV
Note 4
: V DD = 1.71V and DD = 5V, OVDD = 2.5V, REFOUT1,2 = 4.096V, fSMPL = 2MHz. OVDD = 2.5V.
Note 5:
Recommended operating conditions.
Note 13:
tSCK of 15.6ns maximum allows a shift clock frequency up to
Note 6:
Integral nonlinearity is defined as the deviation of a code from a 64MHz for rising edge capture. straight line passing through the actual endpoints of the transfer curve.
Note 14:
Temperature coefficient is calculated by dividing the maximum The deviation is measured from the center of the quantization band. change in output voltage by the specified temperature range.
Note 7:
Bipolar zero error is the offset voltage measured from –0.5LSB
Note 15:
CNV is driven from a low jitter digital source, typically at OV when the output code flickers between 0000 0000 0000 0000 and 1111 DD logic levels. This input pin has a TTL style input that will draw a small 1111 1111 1111. Full-scale bipolar error is the worst-case of –FS or amount of current. 0.8 • OVDD tWIDTH 0.2 • OVDD t tDELAY 50% 50% DELAY 232116 F01 0.8 • OVDD 0.8 • OVDD 0.2 • OVDD 0.2 • OVDD
Figure 1. Voltage Levels for Timing Specifications
Rev. D For more information www.analog.com 5 Document Outline Features Applications Typical Application Description Absolute Maximum Ratings Order Information Electrical Characteristics Pin Configuration Converter Characteristics Dynamic Accuracy Internal Reference Characteristics Digital Inputs And Digital Outputs Power Requirements ADC Timing Characteristics Typical Performance Characteristics Pin Functions Functional Block Diagram Timing Diagram Applications Information Package Description Revision History Typical Application Related Parts