Datasheet LTC2321-16 (Analog Devices) - 10
| Hersteller | Analog Devices |
| Beschreibung | Dual, 16-Bit, 2Msps Differential Input ADC with Wide Input Common Mode Range |
| Seiten / Seite | 26 / 10 — FUNCTIONAL BLOCK DIAGRAM. TIMING DIAGRAM |
| Revision | D |
| Dateiformat / Größe | PDF / 3.3 Mb |
| Dokumentensprache | Englisch |
FUNCTIONAL BLOCK DIAGRAM. TIMING DIAGRAM
Modelllinie für dieses Datenblatt
Textversion des Dokuments
LTC2321-16
FUNCTIONAL BLOCK DIAGRAM
VDD 1,8 LDO VBYP1 13 AIN1+ 7 + LVDS/CMOS SDO1+ 15 16-BIT TRI-STATE S/H SAR ADC SDO1– A SERIAL OUTPUT 16 IN1– 6 – 28 REFINT REFOUT1 GND 12 G 4, 5, 10, 29 1.2V REF OVDD 14 REFOUT2 26 G CLKOUT+ CNV TIMING CONTROL OUTPUT 17 9 LOGIC CLOCK DRIVER CLKOUT– 18 SCK+ LVDS/CMOS 21 RECEIVERS SCK– 22 A 2 IN2+ + LVDS/CMOS SDO2+ 19 16-BIT TRI-STATE S/H SAR ADC SDO2– A SERIAL OUTPUT 20 IN2– 3 – VDD 1,8 VBYP2 24 LDO 232116 BD
TIMING DIAGRAM
ACQUISITION CONVERSION READOUT CNV 1 2 3 4 5 6 13 14 15 16 SCK HI-Z HI-Z B15 B14 B13 B12 B11 B3 B2 B1 B0 SDO CLKOUT 1 2 3 4 5 6 13 14 15 16 SERIAL DATA BITS B[15:0] CORRESPOND TO CURRENT CONVERSION 232116 TD Rev. D 10 For more information www.analog.com Document Outline Features Applications Typical Application Description Absolute Maximum Ratings Order Information Electrical Characteristics Pin Configuration Converter Characteristics Dynamic Accuracy Internal Reference Characteristics Digital Inputs And Digital Outputs Power Requirements ADC Timing Characteristics Typical Performance Characteristics Pin Functions Functional Block Diagram Timing Diagram Applications Information Package Description Revision History Typical Application Related Parts
FUNCTIONAL BLOCK DIAGRAM
VDD 1,8 LDO VBYP1 13 AIN1+ 7 + LVDS/CMOS SDO1+ 15 16-BIT TRI-STATE S/H SAR ADC SDO1– A SERIAL OUTPUT 16 IN1– 6 – 28 REFINT REFOUT1 GND 12 G 4, 5, 10, 29 1.2V REF OVDD 14 REFOUT2 26 G CLKOUT+ CNV TIMING CONTROL OUTPUT 17 9 LOGIC CLOCK DRIVER CLKOUT– 18 SCK+ LVDS/CMOS 21 RECEIVERS SCK– 22 A 2 IN2+ + LVDS/CMOS SDO2+ 19 16-BIT TRI-STATE S/H SAR ADC SDO2– A SERIAL OUTPUT 20 IN2– 3 – VDD 1,8 VBYP2 24 LDO 232116 BD
TIMING DIAGRAM
ACQUISITION CONVERSION READOUT CNV 1 2 3 4 5 6 13 14 15 16 SCK HI-Z HI-Z B15 B14 B13 B12 B11 B3 B2 B1 B0 SDO CLKOUT 1 2 3 4 5 6 13 14 15 16 SERIAL DATA BITS B[15:0] CORRESPOND TO CURRENT CONVERSION 232116 TD Rev. D 10 For more information www.analog.com Document Outline Features Applications Typical Application Description Absolute Maximum Ratings Order Information Electrical Characteristics Pin Configuration Converter Characteristics Dynamic Accuracy Internal Reference Characteristics Digital Inputs And Digital Outputs Power Requirements ADC Timing Characteristics Typical Performance Characteristics Pin Functions Functional Block Diagram Timing Diagram Applications Information Package Description Revision History Typical Application Related Parts