Datasheet AD9142 (Analog Devices) - 6

Data Sheet AD9142 SPECIFICATIONS DC SPECIFICATIONS
TMIN to TMAX, AVDD33 = 3.3 V, DVDD18 = 1.8 V, CVDD18 = 1.8 V, IOUTFS = 20 mA, maximum sample rate, unless otherwise noted.
Table 1. Parameter Test Conditions/Comments Min Typ Max Unit
RESOLUTION 16 Bits ACCURACY Differential Nonlinearity (DNL) ±2.1 LSB Integral Nonlinearity (INL) ±3.7 LSB MAIN DAC OUTPUTS Offset Error −0.001 0 +0.001 % FSR Gain Error With internal reference −3.2 2 4.7 % FSR Full-Scale Output Current Based on a 10 kΩ external resistor between FSADJ and AVSS 19.06 19.8 +20.6 mA Output Compliance Range −1.0 +1.0 V Output Resistance 10 MΩ Gain DAC Monotonicity Guaranteed Settling Time to Within ±0.5 LSB 20 ns MAIN DAC TEMPERATURE DRIFT Offset 0.04 ppm/°C Gain 100 ppm/°C Reference Voltage 30 ppm/°C REFERENCE Internal Reference Voltage 1.17 1.19 V Output Resistance 5 kΩ ANALOG SUPPLY VOLTAGES AVDD33 3.13 3.3 3.47 V CVDD18 1.71 1.8 1.89 V DIGITAL SUPPLY VOLTAGES DVDD18 1.71 1.8 1.89 V POWER CONSUMPTION 2× Mode fDAC = 491.52 MSPS NCO OFF 700 mW NCO ON 870 mW 4× Mode fDAC = 737.28 MSPS NCO OFF 836 mW NCO ON 1085 mW 4× Mode fDAC = 983.04 MSPS NCO OFF 1030 mW NCO ON 1365 mW 8× Mode fDAC = 1600 MSPS NCO OFF 1315 mW NCO ON 1815 mW Phase-Lock Loop 70 mW Inverse Sinc fDAC = 1474.56 MSPS 113 mW Reduced Power Mode (Power Down) 96.6 mW AVDD33 1.5 mA CVDD18 42.3 mA DVDD18 8.6 mA OPERATING RANGE −40 +25 +85 °C Rev. 0 | Page 5 of 64 Document Outline Features Applications General Description Product Highlights Revision History Functional Block Diagram Specifications DC Specifications Digital Specifications DAC Latency Specifications Latency Variation Specifications0F AC Specifications Operating Speed Specifications Absolute Maximum Ratings Thermal Resistance ESD Caution Pin Configuration and Function Descriptions Typical Performance Characteristics Terminology Serial Port Operation Data Format Serial Port Pin Descriptions Serial Port Options Data Interface LVDS Input Data Ports Word Interface Mode Byte Interface Mode Data Interface Configuration Options LVDS Input Level Requirements Interface Delay Line Interface Timing Requirements SPI Sequence to Enable Delay Line-Based Mode FIFO Operation Resetting the FIFO Serial Port Initiated FIFO Reset Frame Initiated FIFO Reset Monitoring the FIFO Status Digital Datapath Interpolation Filters 2× Interpolation Mode 4× Interpolation Mode 8× Interpolation Mode Digital Modulation fS/4 Modulation NCO Modulation Updating the Frequency Tuning Word SPI Initiated Update Frame Initiated Update Datapath Configuration Digital Quadrature Gain and Phase Adjustment Quadrature Gain Adjustment Quadrature Phase Adjustment DC Offset Adjustment Inverse Sinc Filter Input Signal Power Detection and Protection Transmit Enable Function Digital Function Configuration Multidevice Synchronization and Fixed Latency Very Small Inherent Latency Variation Further Reducing the Latency Variation Set Up and Hold Timing Requirement Synchronization Implementation Synchronization Procedures Synchronization Procedure for PLL Off Synchronization Procedure for PLL On Interrupt Request Operation Interrupt Working Mechanism Interrupt Service Routine Temperature Sensor DAC Input Clock Configurations Driving the DACCLK and REFCLK Inputs Direct Clocking Clock Multiplication PLL Settings Configuring the VCO Tuning Band Automatic VCO Band Select Manual VCO Band Select Automatic Mode Sequence Manual Mode Analog Outputs Transmit DAC Operation Transmit DAC Transfer Function Transmit DAC Output Configurations Interfacing to Modulators Baseband Filter Implementation Reducing LO Leakage and Unwanted Sidebands Example Start-Up Routine Device Configuration and Start-Up Sequence Derived PLL Settings Derived NCO Settings Start-Up Sequence Device Configuration Register Map and Description SPI Configure Register Power-Down Control Register Interrupt Enable0 Register Interrupt Enable1 Register Interrupt Flag0 Register Interrupt Flag1 Register Interrupt Select0 Register Interrupt Select1 Register DAC Clock Receiver Control Register Ref Clock Receiver Control Register PLL Control Register PLL Control Register PLL Control Register PLL Status Register PLL Status Register IDAC FS Adjust LSB Register IDAC FS Adjust MSB Register QDAC FS Adjust LSB Register QDAC FS Adjust MSB Register Die Temperature Sensor Control Register Die Temperature LSB Register Die Temperature MSB Register Chip ID Register Interrupt Configuation Register Sync CTRL Register Frame Reset CTRL Register FIFO Level Configuration Register FIFO Level Readback Register FIFO CTRL Register Data Format Select Register Datapath Control Register Interpolation Control Register Over Threshold CTRL0 Register Over Threshold CTRL1 Register Over Threshold CTRL2 Register Input Power Readback LSB Register Input Power Readback MSB Register NCO Control Register NCO_FREQ_TUNING_WORD0 Register NCO_FREQ_TUNING_WORD1 Register NCO_FREQ_TUNING_WORD2 Register NCO_FREQ_TUNING_WORD3 Register NCO_PHASE_OFFSET0 Register NCO_PHASE_OFFSET1 Register IQ_PHASE_ADJ0 Register IQ_PHASE_ADJ1 Register IDAC_DC_OFFSET0 Register IDAC_DC_OFFSET1 Register QDAC_DC_OFFSET0 Register QDAC_DC_OFFSET1 Register IDAC_GAIN_ADJ Register QDAC_GAIN_ADJ Register Gain Step Control0 Register Gain Step Control1 Register TX Enable Control Register DAC Output Control Register Data Receiver Test Control Register Data Receiver Test Control Register Device Configuration0 Register Version Register Device Configuration1 Register Device Configuration2 Register DAC Latency and System Skews DAC Latency Variations FIFO Latency Variation Clock Generation Latency Variation Correcting System Skews Packaging and Ordering Information Outline Dimensions Ordering Guide