Datasheet AD7664 (Analog Devices) - 9
| Hersteller | Analog Devices |
| Beschreibung | 16-Bit 570 kSPS CMOS Successive Approximation PulSAR ADC with No Missing Codes |
| Seiten / Seite | 25 / 9 — AD7664 –Typical Performance Characteristics. 2.5. 1.50. 2.0. 1.25. 1.5. … |
| Revision | F |
| Dateiformat / Größe | PDF / 564 Kb |
| Dokumentensprache | Englisch |
AD7664 –Typical Performance Characteristics. 2.5. 1.50. 2.0. 1.25. 1.5. 1.00. 1.0. 0.75. 0.5. 0.50. 0.25. INL – LSB –0.5. DNL – LSB. –1.0. –0.25. –1.5
Modelllinie für dieses Datenblatt
Textversion des Dokuments
AD7664 –Typical Performance Characteristics 2.5 1.50 2.0 1.25 1.5 1.00 1.0 0.75 0.5 0.50 0 0.25 INL – LSB –0.5 DNL – LSB 0 –1.0 –0.25 –1.5 –0.50 –2.0 –0.75 –2.5 –1.00 0 16384 32768 49152 65536 0 16384 32768 49152 65536 CODE CODE
TPC 1. Integral Nonlinearity vs. Code TPC 4. Differential Nonlinearity vs. Code
8000 10000 7288 7148 9008 7000 9000 8000 6000 7000 5000 6000 4000 5000 COUNTS COUNTS 4000 3000 3643 3340 3000 2000 1173 2000 753 1000 1000 0 0 12 10 0 0 0 0 257 136 0 0 0 0 7F86 7F87 7F88 7F89 7F8A 7F8B 7F8C 7F8D 7F8E 7F8F 7FB3 7FB4 7FB5 7FB6 7FB7 7FB8 7FB9 7FBA 7FBB CODE – Hexa CODE – Hexa
TPC 2. Histogram of 16,384 Conversions of a DC Input TPC 5. Histogram of 16,384 Conversions of a DC Input at the Code Transition at the Code Center
140 180 170 130 160 120 150 110 140 100 130 120 90 110 80 100 70 90 80 60 70 50 60 NUMBER OF UNITS 40 NUMBER OF UNITS 50 30 40 30 20 20 10 10 0 0 0 0.5 1.0 1.5 2.0 2.5 –2.5 –2.0 –1.5 –1.0 –0.5 0.0 POSITIVE INL (LSB) NEGATIVE INL (LSB)
TPC 3. Typical Positive INL Distribution (600 Units) TPC 6. Typical Negative INL Distribution (600 Units) –8– REV. F Document Outline FEATURES APPLICATIONS FUNCTIONAL BLOCK DIAGRAM GENERAL DESCRIPTION PRODUCT HIGHLIGHTS SPECIFICATIONS TIMING SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS ORDERING GUIDE PIN CONFIGURATION PIN FUNCTION DESCRIPTIONS DEFINITION OF SPECIFICATIONS Integral Nonlinearity Error (INL) Differential Nonlinearity Error (DNL) Full-Scale Error Unipolar Zero Error Spurious-Free Dynamic Range (SFDR) Effective Number of Bits (ENOB) Total Harmonic Distortion (THD) Signal-to-Noise Ratio (SNR) Signal to (Noise + Distortion) Ratio (S/[N+D]) Aperture Delay Transient Response Overvoltage Recovery Typical Performance Characteristics CIRCUIT INFORMATION CONVERTER OPERATION Modes of Operation Transfer Functions TYPICAL CONNECTION DIAGRAM Analog Input Driver Amplifier Choice Voltage Reference Input Power Supply POWER DISSIPATION VERSUS THROUGHPUT CONVERSION CONTROL DIGITAL INTERFACE PARALLEL INTERFACE SERIAL INTERFACE MASTER SERIAL INTERFACE Internal Clock SLAVE SERIAL INTERFACE External Clock External Discontinuous Clock Data Read after Conversion External Clock Data Read during Conversion MICROPROCESSOR INTERFACING SPI Interface (ADSP-219x) APPLICATION HINTS Bipolar and Wider Input Ranges Layout OUTLINE DIMENSIONS Revision History
TPC 1. Integral Nonlinearity vs. Code TPC 4. Differential Nonlinearity vs. Code
8000 10000 7288 7148 9008 7000 9000 8000 6000 7000 5000 6000 4000 5000 COUNTS COUNTS 4000 3000 3643 3340 3000 2000 1173 2000 753 1000 1000 0 0 12 10 0 0 0 0 257 136 0 0 0 0 7F86 7F87 7F88 7F89 7F8A 7F8B 7F8C 7F8D 7F8E 7F8F 7FB3 7FB4 7FB5 7FB6 7FB7 7FB8 7FB9 7FBA 7FBB CODE – Hexa CODE – Hexa
TPC 2. Histogram of 16,384 Conversions of a DC Input TPC 5. Histogram of 16,384 Conversions of a DC Input at the Code Transition at the Code Center
140 180 170 130 160 120 150 110 140 100 130 120 90 110 80 100 70 90 80 60 70 50 60 NUMBER OF UNITS 40 NUMBER OF UNITS 50 30 40 30 20 20 10 10 0 0 0 0.5 1.0 1.5 2.0 2.5 –2.5 –2.0 –1.5 –1.0 –0.5 0.0 POSITIVE INL (LSB) NEGATIVE INL (LSB)
TPC 3. Typical Positive INL Distribution (600 Units) TPC 6. Typical Negative INL Distribution (600 Units) –8– REV. F Document Outline FEATURES APPLICATIONS FUNCTIONAL BLOCK DIAGRAM GENERAL DESCRIPTION PRODUCT HIGHLIGHTS SPECIFICATIONS TIMING SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS ORDERING GUIDE PIN CONFIGURATION PIN FUNCTION DESCRIPTIONS DEFINITION OF SPECIFICATIONS Integral Nonlinearity Error (INL) Differential Nonlinearity Error (DNL) Full-Scale Error Unipolar Zero Error Spurious-Free Dynamic Range (SFDR) Effective Number of Bits (ENOB) Total Harmonic Distortion (THD) Signal-to-Noise Ratio (SNR) Signal to (Noise + Distortion) Ratio (S/[N+D]) Aperture Delay Transient Response Overvoltage Recovery Typical Performance Characteristics CIRCUIT INFORMATION CONVERTER OPERATION Modes of Operation Transfer Functions TYPICAL CONNECTION DIAGRAM Analog Input Driver Amplifier Choice Voltage Reference Input Power Supply POWER DISSIPATION VERSUS THROUGHPUT CONVERSION CONTROL DIGITAL INTERFACE PARALLEL INTERFACE SERIAL INTERFACE MASTER SERIAL INTERFACE Internal Clock SLAVE SERIAL INTERFACE External Clock External Discontinuous Clock Data Read after Conversion External Clock Data Read during Conversion MICROPROCESSOR INTERFACING SPI Interface (ADSP-219x) APPLICATION HINTS Bipolar and Wider Input Ranges Layout OUTLINE DIMENSIONS Revision History