Datasheet AD7190 (Analog Devices) - 7

HerstellerAnalog Devices
Beschreibung4.8 kHz Ultralow Noise 24-Bit Sigma-Delta ADC with PGA
Seiten / Seite41 / 7 — AD7190. Data Sheet. Parameter. AD7190B. Unit. Test Conditions/Comments1
RevisionC
Dateiformat / GrößePDF / 689 Kb
DokumentenspracheEnglisch

AD7190. Data Sheet. Parameter. AD7190B. Unit. Test Conditions/Comments1

AD7190 Data Sheet Parameter AD7190B Unit Test Conditions/Comments1

Modelllinie für dieses Datenblatt

Textversion des Dokuments

link to page 7 link to page 7
AD7190 Data Sheet Parameter AD7190B Unit Test Conditions/Comments1
POWER REQUIREMENTS8 Power Supply Voltage AVDD − AGND 4.75/5.25 V min/max DVDD − DGND 2.7/5.25 V min/max Power Supply Currents AIDD Current 1 mA max 0.85 mA typical, gain = 1, buffer off. 1.3 mA max 1.1 mA typical, gain = 1, buffer on. B Grade 4.5 mA max 3.5 mA typical, gain = 8, buffer off. 4.75 mA max 4 mA typical, gain = 8, buffer on. 6.2 mA max 5 mA typical, gain = 16 to 128, buffer off. 6.75 mA max 5.5 mA typical, gain = 16 to 128, buffer on. WB Grade 5 mA max 3.5 mA typical, gain = 8, buffer off. 5.3 mA max 4 mA typical, gain = 8, buffer on. 6.8 mA max 5 mA typical, gain = 16 to 128, buffer off. 7.4 mA max 5.5 mA typical, gain = 16 to 128, buffer on. DIDD Current 0.4 mA max 0.35 mA typical, DVDD = 3 V. 0.6 mA max 0.5 mA typical, DVDD = 5 V. 1.5 mA typ External crystal used. IDD (Power-Down Mode) B Grade 2 μA max WB Grade 5 μA max 1 Temperature range: TMIN = −40°C, TMAX = +105°C. 2 Specification is not production tested but is supported by characterization data at initial product release. 3 FS = decimal equivalent of Bit FS9 to Bit FS0 in the mode register. 4 Following a system or internal zero-scale calibration, the offset error is in the order of the noise for the programmed gain and output data rate selected. A system full- scale calibration reduces the gain error to the order of the noise for the programmed gain and output data rate. 5 The analog inputs are configured for differential mode. 6 Applies at the factory calibration conditions (AVDD = 5 V, gain = 1, TA = 25°C). 7 REJ60 is a bit in the mode register. When the output data rate is set to 50 Hz, setting REJ60 to 1 places a notch at 60 Hz, allowing simultaneous 50 Hz/60 Hz rejection. 8 Digital inputs equal to DVDD or DGND. Rev. C | Page 6 of 40 Document Outline Features Applications General Description Functional Block Diagram Revision History Specifications Timing Characteristics Circuit and Timing Diagrams Absolute Maximum Ratings Thermal Resistance ESD Caution Pin Configuration and Function Descriptions Typical Performance Characteristics RMS Noise and Resolution Sinc4 Chop Disabled Sinc3 Chop Disabled Sinc4 Chop Enabled Sinc3 Chop Enabled On-Chip Registers Communications Register Status Register Mode Register Configuration Register Data Register ID Register GPOCON Register Offset Register Full-Scale Register ADC Circuit Information Overview Filter, Output Data Rate, Settling Time Chop Disabled Chop Enabled 50 Hz/60 Hz Rejection Zero Latency Channel Sequencer Digital Interface Single Conversion Mode Continuous Conversion Mode Continuous Read Circuit Description Analog Input Channel PGA Bipolar/Unipolar Configuration Data Output Coding Clock Burnout Currents Reference Reference Detect Reset System Synchronization Temperature Sensor Bridge Power-Down Switch Logic Outputs Enable Parity Calibration Grounding and Layout Applications Information Weigh Scales Outline Dimensions Ordering Guide Automotive Products