Datasheet AD7195 (Analog Devices) - 2

HerstellerAnalog Devices
Beschreibung4.8 kHz, Ultralow Noise, 24-Bit Sigma-Delta ADC with PGA and AC Excitation
Seiten / Seite45 / 2 — AD7195* PRODUCT PAGE QUICK LINKS Last Content Update: 08/30/2017. …
RevisionA
Dateiformat / GrößePDF / 1.0 Mb
DokumentenspracheEnglisch

AD7195* PRODUCT PAGE QUICK LINKS Last Content Update: 08/30/2017. COMPARABLE PARTS. TOOLS AND SIMULATIONS. EVALUATION KITS

AD7195* PRODUCT PAGE QUICK LINKS Last Content Update: 08/30/2017 COMPARABLE PARTS TOOLS AND SIMULATIONS EVALUATION KITS

Modelllinie für dieses Datenblatt

Textversion des Dokuments

AD7195* PRODUCT PAGE QUICK LINKS Last Content Update: 08/30/2017 COMPARABLE PARTS TOOLS AND SIMULATIONS
View a parametric search of comparable parts. • Download the Active Functional Model to evaluate and debug AD719x
EVALUATION KITS
• AD7195 Evaluation Board
REFERENCE MATERIALS Tutorials DOCUMENTATION
• Tutorial on Technical and Performance Benefits of AD719x Family
Application Notes
• AN-1069: Zero Latency for the AD7190, AD7192, AD7193, AD7194, and AD7195
DESIGN RESOURCES
• AN-1084: Channel Switching: AD7190, AD7192, AD7193, • AD7195 Material Declaration AD7194, AD7195 • PCN-PDN Information • AN-1131: Chopping on the AD7190, AD7192, AD7193, • Quality And Reliability AD7194, and AD7195 • Symbols and Footprints • AN-1264: Precision Signal Conditioning for High Resolution Industrial Applications
DISCUSSIONS Data Sheet
View all AD7195 EngineerZone Discussions. • AD7195: 4.8 kHz, Ultralow Noise, 24-Bit Sigma-Delta ADC with PGA and AC Excitation Data Sheet
SAMPLE AND BUY User Guides
Visit the product page to see pricing options. • UG-257: Evaluation Board for the AD7195, 4.8 kHz, Ultralow Noise, 24-Bit Sigma-Delta ADC
TECHNICAL SUPPORT SOFTWARE AND SYSTEMS REQUIREMENTS
Submit a technical question or find your regional support number. • AD7190 - Microcontroller No-OS Driver • AD7192 IIO High Precision ADC Linux Driver
DOCUMENT FEEDBACK
Submit feedback for this data sheet.
This page is dynamically generated by Analog Devices, Inc., and inserted into this data sheet. A dynamic change to the content on this page will not trigger a change to either the revision number or the content of the product data sheet. This dynamic page may be frequently modified.
Document Outline FEATURES INTERFACE APPLICATIONS GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAM TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS TIMING CHARACTERISTICS Circuit and Timing Diagram ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS RMS NOISE AND RESOLUTION SINC4 CHOP DISABLED SINC3 CHOP DISABLED SINC4 CHOP ENABLED SINC3 CHOP ENABLED ON-CHIP REGISTERS COMMUNICATIONS REGISTER STATUS REGISTER MODE REGISTER CONFIGURATION REGISTER DATA REGISTER ID REGISTER GPOCON REGISTER OFFSET REGISTER FULL-SCALE REGISTER ADC CIRCUIT INFORMATION OVERVIEW Analog Inputs Multiplexer PGA Reference Detect Burnout Currents Σ-Δ ADC and Filter AC Excitation Serial Interface Clock Temperature Sensor Calibration ANALOG INPUT CHANNEL PGA REFERENCE REFERENCE DETECT BIPOLAR/UNIPOLAR CONFIGURATION DATA OUTPUT CODING BURNOUT CURRENTS AC EXCITATION CHANNEL SEQUENCER Single Conversion Mode Continuous Conversion Mode Continuous Read RESET SYSTEM SYNCHRONIZATION CLOCK ENABLE PARITY TEMPERATURE SENSOR BRIDGE POWER-DOWN SWITCH CALIBRATION DIGITAL FILTER SINC4 FILTER (CHOP DISABLED) Sinc4 Output Data Rate/Settling Time Sinc4 Zero Latency Sinc4 50 Hz/60 Hz Rejection SINC3 FILTER (CHOP DISABLED) Sinc3 Output Data Rate and Settling Time Sinc3 Zero Latency Sinc3 50 Hz/60 Hz Rejection CHOP ENABLED (SINC4 FILTER) Output Data Rate and Settling Time (Sinc4 Chop Enabled) 50 Hz/60 Hz Rejection (Sinc4 Chop Enabled) CHOP ENABLED (SINC3 FILTER) Output Data Rate and Settling Time (Sinc3 Chop Enabled) 50 Hz/60 Hz Rejection (Sinc3 Chop Enabled) SUMMARY OF FILTER OPTIONS GROUNDING AND LAYOUT APPLICATIONS INFORMATION WEIGH SCALES OUTLINE DIMENSIONS ORDERING GUIDE