Datasheet AD9269 (Analog Devices) - 2

AD9269* PRODUCT PAGE QUICK LINKS Last Content Update: 02/23/2017 COMPARABLE PARTS REFERENCE MATERIALS
View a parametric search of comparable parts.
Product Selection Guide
• RF Source Booklet
EVALUATION KITS Solutions Bulletins & Brochures
• AD9269 Evaluation Board • Analog-to-Digital Converter and Drivers ICs Solutions Bulletin, Volume 10, Issue 2
DOCUMENTATION Technical Articles Application Notes
• Improve The Design Of Your Passive Wideband ADC • AN-1142: Techniques for High Speed ADC PCB Layout Front-End Network • AN-586: LVDS Outputs for High Speed A/D Converters • MS-2210: Designing Power Supplies for High Speed ADC • AN-742: Frequency Domain Response of Switched- • Semiconductors Simplify Direct-Conversion Design Capacitor ADCs • AN-807: Multicarrier WCDMA Feasibility
DESIGN RESOURCES
• AN-808: Multicarrier CDMA2000 Feasibility • AD9269 Material Declaration • AN-812: MicroController-Based Serial Port Interface (SPI) • PCN-PDN Information Boot Circuit • Quality And Reliability • AN-827: A Resonant Approach to Interfacing Amplifiers to • Symbols and Footprints Switched-Capacitor ADCs • AN-878: High Speed ADC SPI Control Software
DISCUSSIONS
• AN-935: Designing an ADC Transformer-Coupled Front View all AD9269 EngineerZone Discussions. End
Data Sheet SAMPLE AND BUY
• AD9269: 16-Bit, 20/40/65/80 MSPS, 1.8 V Dual Analog-to- Visit the product page to see pricing options. Digital Converter Data Sheet
User Guides TECHNICAL SUPPORT
• UG-003: Evaluating the AD9650/AD9268/AD9258/ AD9251/AD9231/AD9204 Analog-to-Digital Converters Submit a technical question or find your regional support number.
TOOLS AND SIMULATIONS DOCUMENT FEEDBACK
• Visual Analog Submit feedback for this data sheet. • AD9269 IBIS Model • AD9269LFCSP/AD9266LFCSP S Parameter
This page is dynamically generated by Analog Devices, Inc., and inserted into this data sheet. A dynamic change to the content on this page will not trigger a change to either the revision number or the content of the product data sheet. This dynamic page may be frequently modified.
Document Outline Features Applications Functional Block Diagram Product Highlights Revision History General Description Specifications DC Specifications AC Specifications Digital Specifications Switching Specifications Timing Specifications Absolute Maximum Ratings Thermal Characteristics ESD Caution Pin Configuration and Function Descriptions Typical Performance Characteristics AD9269-80 AD9269-65 AD9269-40 AD9269-20 Equivalent Circuits Theory of Operation ADC Architecture Analog Input Considerations Input Common Mode Differential Input Configurations Single-Ended Input Configuration Voltage Reference Internal Reference Connection External Reference Operation Clock Input Considerations Clock Input Options Input Clock Divider Clock Duty Cycle Jitter Considerations Power Dissipation and Standby Mode Digital Outputs Digital Output Enable Function (OEB) Timing Data Clock Output (DCO) Built-In Self-Test (BIST) and Output Test Built-In Self-Test (BIST) Output Test Modes Channel/Chip Synchronization DC and Quadrature Error Correction (QEC) LO Leakage (DC) Correction QEC and DC Correction Range Serial Port Interface (SPI) Configuration Using the SPI Hardware Interface Configuration Without the SPI SPI Accessible Features Memory Map Reading the Memory Map Register Table Open Locations Default Values Logic Levels Transfer Register Map Channel-Specific Registers Memory Map Register Table Memory Map Register Descriptions Sync Control (Register 0x100) Bit 1—Clock Divider Sync Enable Bit 0—Master Sync Enable USR2 (Register 0x101) Bit 7—Enable OEB (Pin 47) Bits [6:4]—Open Bit 3—Enable GCLK Detect Bit 2—Run GCLK Bit 1—Open Bit 0—Disable SDIO Pull-Down QEC Control 0 (Register 0x110) Bits[7:6]—Open Bits[5:3]—Freeze DC/Freeze Phase/Freeze Gain Bits[2:0]—DC Enable/Phase Enable/Gain Enable QEC Control 1 (Register 0x111) Bits[7:3]—Open Bit 2—Force DC Bit 1—Force Phase Bit 0—Force Gain QEC Gain Bandwidth Control (Register 0x112) Bits[7:5]—Open Bits[4:0]—KEXP_GAIN QEC Phase Bandwidth Control (Register 0x113) Bits[7:5]—Open Bits[4:0]—KEXP_PHASE QEC DC Bandwidth Control (Register 0x114) Bits[7:5]—Open Bits[4:0]—KEXP_DC QEC Initial Gain 0, QEC Initial Gain 1 (Register 0x116 and Register 0x117) Bits[14:0]—Initial Gain QEC Initial Phase 0, QEC Initial Phase 1 (Register 0x118 and Register 0x119) Bits[12:0]—Initial Phase QEC Initial DC I 0, QEC Initial DC I 1 (Register 0x11A and Register 0x11B) Bits[13:0]—Initial DC I QEC Initial DC Q 0, QEC Initial DC Q 1 (Register 0x11C and Register 0x11D) Bits[13:0]—Initial DC Q Applications Information Design Guidelines Power and Ground Recommendations Exposed Paddle Thermal Heat Sink Recommendations VCM RBIAS Reference Decoupling SPI Port Outline Dimensions Ordering Guide