Datasheet AD7616-P (Analog Devices) - 3

HerstellerAnalog Devices
Beschreibung16-Channel DAS with 16-Bit, Bipolar Input, Dual Simultaneous Sampling ADC with Parallel Interface
Seiten / Seite47 / 3 — AD7616-P. Data Sheet. TABLE OF CONTENTS. REVISION HISTORY 6/2017—Revision …
Dateiformat / GrößePDF / 862 Kb
DokumentenspracheEnglisch

AD7616-P. Data Sheet. TABLE OF CONTENTS. REVISION HISTORY 6/2017—Revision 0: Initial Version

AD7616-P Data Sheet TABLE OF CONTENTS REVISION HISTORY 6/2017—Revision 0: Initial Version

Modelllinie für dieses Datenblatt

Textversion des Dokuments

link to page 1 link to page 1 link to page 1 link to page 1 link to page 3 link to page 4 link to page 7 link to page 10 link to page 10 link to page 10 link to page 11 link to page 14 link to page 20 link to page 22 link to page 22 link to page 22 link to page 23 link to page 23 link to page 24 link to page 24 link to page 25 link to page 25 link to page 25 link to page 25 link to page 26 link to page 26 link to page 26 link to page 26 link to page 27 link to page 27 link to page 27 link to page 28 link to page 28 link to page 29 link to page 31 link to page 31 link to page 31 link to page 32 link to page 34 link to page 34 link to page 34 link to page 34 link to page 36 link to page 37 link to page 38 link to page 39 link to page 40 link to page 43 link to page 46 link to page 47 link to page 47
AD7616-P Data Sheet TABLE OF CONTENTS
Features .. 1 Internal/External Reference .. 25 Applications ... 1 Hardware Mode .. 25 General Description ... 1 Software Mode .. 26 Functional Block Diagram .. 1 Reset Functionality... 26 Revision History ... 2 Pin Function Overview ... 26 Specifications ... 3 Digital Interface .. 27 Timing Specifications .. 6 Channel Selection ... 27 Absolute Maximum Ratings .. 9 Parallel Interface ... 28 Thermal Resistance .. 9 Sequencer... 30 ESD Caution .. 9 Hardware Mode Sequencer ... 30 Pin Configuration and Function Descriptions ... 10 Software Mode Sequencer ... 30 Typical Performance Characteristics ... 13 Burst Sequencer .. 31 Terminology .. 19 Diagnostics .. 33 Theory of Operation .. 21 Diagnostic Channels .. 33 Converter Details.. 21 Interface Self Test ... 33 Analog Input ... 21 CRC .. 33 ADC Transfer Function ... 22 Register Summary .. 35 Internal/External Reference .. 22 Addressing Registers .. 36 Shutdown Mode .. 23 Configuration Register .. 37 Digital Filter .. 23 Channel Register .. 38 Applications Information .. 24 Input Range Registers .. 39 Functionality Overview ... 24 Sequencer Stack Registers ... 42 Power Supplies .. 24 Status Register ... 45 Typical Connections .. 24 Outline Dimensions ... 46 Device Configuration ... 25 Ordering Guide .. 46 Operational Mode .. 25
REVISION HISTORY 6/2017—Revision 0: Initial Version
Rev. 0 | Page 2 of 46 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAM TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS TIMING SPECIFICATIONS Universal Timing Specifications Parallel Interface Timing Specifications ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS TERMINOLOGY THEORY OF OPERATION CONVERTER DETAILS ANALOG INPUT Analog Input Channel Selection Analog Input Ranges Analog Input Impedance Analog Input Clamp Protection Analog Input Antialiasing Filter ADC TRANSFER FUNCTION INTERNAL/EXTERNAL REFERENCE SHUTDOWN MODE DIGITAL FILTER APPLICATIONS INFORMATION FUNCTIONALITY OVERVIEW POWER SUPPLIES TYPICAL CONNECTIONS DEVICE CONFIGURATION OPERATIONAL MODE INTERNAL/EXTERNAL REFERENCE HARDWARE MODE SOFTWARE MODE RESET FUNCTIONALITY PIN FUNCTION OVERVIEW DIGITAL INTERFACE CHANNEL SELECTION Hardware Mode Software Mode PARALLEL INTERFACE Reading Conversion Results Writing Register Data Reading Register Data SEQUENCER HARDWARE MODE SEQUENCER SOFTWARE MODE SEQUENCER BURST SEQUENCER Hardware Mode Burst Software Mode Burst DIAGNOSTICS DIAGNOSTIC CHANNELS INTERFACE SELF TEST CRC REGISTER SUMMARY ADDRESSING REGISTERS CONFIGURATION REGISTER CHANNEL REGISTER INPUT RANGE REGISTERS Input Range Register A1 Input Range Register A2 Input Range Register B1 Input Range Register B2 SEQUENCER STACK REGISTERS Sequencer Stack Register 0 to Sequencer Stack Register 7 Sequencer Stack Register 8 to Sequencer Stack Register 31 STATUS REGISTER OUTLINE DIMENSIONS ORDERING GUIDE