Datasheet ADA4961 (Analog Devices) - 2

HerstellerAnalog Devices
BeschreibungLow Distortion, 3.2 GHz, RF DGA
Seiten / Seite24 / 2 — ADA4961. Data Sheet. TABLE OF CONTENTS. REVISION HISTORY. 12/14—Rev. 0 to …
RevisionB
Dateiformat / GrößePDF / 904 Kb
DokumentenspracheEnglisch

ADA4961. Data Sheet. TABLE OF CONTENTS. REVISION HISTORY. 12/14—Rev. 0 to Rev. A. 10/14—Revision 0: Initial Version

ADA4961 Data Sheet TABLE OF CONTENTS REVISION HISTORY 12/14—Rev 0 to Rev A 10/14—Revision 0: Initial Version

Modelllinie für dieses Datenblatt

Textversion des Dokuments

link to page 1 link to page 1 link to page 1 link to page 1 link to page 2 link to page 3 link to page 4 link to page 5 link to page 6 link to page 6 link to page 6 link to page 7 link to page 8 link to page 14 link to page 15 link to page 16 link to page 16 link to page 16 link to page 16 link to page 17 link to page 17 link to page 18 link to page 20 link to page 21 link to page 21 link to page 24 link to page 24
ADA4961 Data Sheet TABLE OF CONTENTS
Features .. 1  AC Characterization Output Filter .. 15  Applications ... 1  Theory of Operation .. 16  Functional Block Diagram .. 1  Digital Interface Overview .. 16  General Description ... 1  Parallel Digital Interface .. 16  Revision History ... 2  Serial Peripheral Interface (SPI) ... 16  Specifications ... 3  Applications Information .. 17  Noise/Harmonic Performance .. 4  Basic Connections .. 17  Timing Specifications .. 5  ADC Driving ... 18  Absolute Maximum Ratings .. 6  Low-Pass Antialias Filtering for the ADC Interface .. 20  Thermal Resistance .. 6  Layout Considerations ... 21  ESD Caution .. 6  Evaluation Board .. 21  Pin Configuration and Function Descriptions ... 7  Outline Dimensions ... 24  Typical Performance Characteristics ... 8  Ordering Guide .. 24  Characterization and Test Circuits ... 14 
REVISION HISTORY 12/14—Rev. 0 to Rev. A
Changes to Features Section.. 1 Changes to Table 2 .. 4 Changes to Pin 13, Table 6... 7 Added Figure 33; Renumbered Sequentially .. 12 Added Figure 34 and Figure 35... 13 Changes to Table 10 .. 17 Changes to Figure 52 .. 23
10/14—Revision 0: Initial Version
Rev. A | Page 2 of 24 Document Outline FEATURES APPLICATIONS FUNCTIONAL BLOCK DIAGRAM GENERAL DESCRIPTION TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS NOISE/HARMONIC PERFORMANCE TIMING SPECIFICATIONS Timing Diagram ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS CHARACTERIZATION AND TEST CIRCUITS AC CHARACTERIZATION OUTPUT FILTER THEORY OF OPERATION DIGITAL INTERFACE OVERVIEW PARALLEL DIGITAL INTERFACE SERIAL PERIPHERAL INTERFACE (SPI) Fast Attack APPLICATIONS INFORMATION BASIC CONNECTIONS ADC DRIVING LOW-PASS ANTIALIAS FILTERING FOR THE ADC INTERFACE LAYOUT CONSIDERATIONS EVALUATION BOARD OUTLINE DIMENSIONS ORDERING GUIDE