Datasheet TL431, TL432 (STMicroelectronics) - 8

HerstellerSTMicroelectronics
BeschreibungProgrammable voltage reference
Seiten / Seite21 / 8 — Electrical characteristics. TL431, TL432. Figure 7. Test circuit for VKA …
Revision11
Dateiformat / GrößePDF / 956 Kb
DokumentenspracheEnglisch

Electrical characteristics. TL431, TL432. Figure 7. Test circuit for VKA = Vref. Figure 8. Test circuit for programming mode

Electrical characteristics TL431, TL432 Figure 7 Test circuit for VKA = Vref Figure 8 Test circuit for programming mode

Modelllinie für dieses Datenblatt

Textversion des Dokuments

Electrical characteristics TL431, TL432 Figure 7. Test circuit for VKA = Vref Figure 8. Test circuit for programming mode
Input R Output Input R Output IK R1 I =10mA K IREF VKA VKA R2 VREF VREF R1 V ( ) KA = VREF 1 + ---- + R1 x IREF R2
Figure 9. Test circuit for Ioff Figure 10. Test circuit for phase margin and voltage gain
V =36V KA 10μF I 15 I =10mA OFF K k Ω 10μF Out p u 8.2 t Input 5 k V Ω REF
Figure 11. Test circuit for response time Figure 12. Reference voltage vs. temperature
2.54 I =1mA (V) V = V K KA REF KA 2.52 V I = 10 mA K t ltage 1 mA u o 2.50 tp de v 0 mA Ou tho 2.48 a C 2.46 2.44 -40 -20 0 20 40 60 80 100 120 Temperature (°C) 8/21 Doc ID 4467 Rev 11 Document Outline 1 Schematic diagrams Figure 1. TO-92 pin connections (top view) Figure 2. SO-8 batwing pin connections (top view) Figure 3. SOT23-5 and SOT23-3 pin connections (top view) Figure 4. SOT323-6 pin connections (top view) Figure 5. TL431 and TL432 block diagram 2 Absolute maximum ratings and operating conditions Table 1. Absolute maximum ratings Table 2. Operating conditions 3 Electrical characteristics Table 3. TL431C (Tamb = 25˚ C unless otherwise specified) Table 4. TL431I/TL432I (Tamb = 25˚C unless otherwise specified) Table 5. TL431IY (Tamb = 25˚C unless otherwise specified) 3.1 Reference input voltage deviation over temperature range Figure 6. Reference input voltage deviation over temperature range Figure 7. Test circuit for VKA = Vref Figure 8. Test circuit for programming mode Figure 9. Test circuit for Ioff Figure 10. Test circuit for phase margin and voltage gain Figure 11. Test circuit for response time Figure 12. Reference voltage vs. temperature Figure 13. Reference voltage vs. cathode current Figure 14. Zoom on reference voltage vs. cathode current Figure 15. Reference current vs. temperature Figure 16. Off-state cathode current vs. temperature Figure 17. Ratio of change in Vref to change in VKA vs. temperature Figure 18. Static impedance RKA vs. temperature Figure 19. Minimum operating current vs. temperature Figure 20. Gain and phase vs. frequency Figure 21. Stability behavior with capacitive loads Figure 22. Maximum power dissipation Figure 23. Pulse response for Ik = 1 mA 4 Package mechanical data 4.1 SO-8 package information Figure 24. SO-8 package mechanical drawing Table 6. SO-8 package mechanical data 4.2 TO-92 ammopack and tape and reel package information Figure 25. TO-92 ammopack and tape and reel package mechanical drawing Table 7. TO-92 ammopack and tape and reel package mechanical data 4.3 TO-92 (bulk) package information Figure 26. TO-92 bulk package mechanical drawing Table 8. TO-92 bulk package mechanical data 4.4 SOT23-3 package information Figure 27. SOT23-3 package mechanical drawing Table 9. SOT23-3 package mechanical data 4.5 SOT23-5 package information Figure 28. SOT23-5 package mechanical drawing Table 10. SOT23-5 package mechanical data 4.6 SOT323-6 package information Figure 29. SOT323-6 package mechanical drawing Table 11. SOT323-6 package mechanical data 5 Ordering information Table 12. Order codes 6 Revision history Table 13. Document revision history