Datasheet PMC150, PMS150 (Padauk) - 7

HerstellerPadauk
Beschreibung8-bit OTP Type IO Controller
Seiten / Seite56 / 7 — PMC150/PMS150 Series. 8-bit OTP Type IO Controller. 1. Features. 1.1. …
Dateiformat / GrößePDF / 1.1 Mb
DokumentenspracheEnglisch

PMC150/PMS150 Series. 8-bit OTP Type IO Controller. 1. Features. 1.1. Special Features.   PMC150 series:

PMC150/PMS150 Series 8-bit OTP Type IO Controller 1 Features 1.1 Special Features   PMC150 series:

Modelllinie für dieses Datenblatt

Textversion des Dokuments

PMC150/PMS150 Series
8-bit OTP Type IO Controller
1. Features
1.1. Special Features
  PMC150 series:
 High EFT series  Operating temperature range: -40°C ~ 85°C PMS150 series:
 General purpose series  Not supposed to use in AC RC step-down powered or high EFT requirement applications.
PADAUK assumes no liability if such kind of applications can not pass the safety regulation tests.  Operating temperature range: -20°C ~ 70°C 1.2. System Features
 1KW OTP program memory
 60 Bytes data RAM
 One hardware 16-bit timer
 Support fast wake-up
 Internal High RC Oscillator (IHRC) frequency
 Band-gap circuit to provide 1.20V reference voltage
 6 IO pins with 10mA capability and optional pull-high resistor
 Operating frequency range:
DC ~ 8MHz@VDD≧3.3V; DC ~ 4MHz@VDD≧2.5V; DC ~ 2MHz@VDD≧2.2V
 Operating voltage range: 2.2V ~ 5.5V
 Low power consumption
Ioperating ~ 1.7mA@1MIPS, VDD=5.0V Ioperating ~ 8uA@ILRC=21KHz, VDD=3.3V Ipowerdown ~ 1uA@VDD=5.0V Ipowerdown ~ 0.5uA@VDD=3.3V  Clock sources: internal high RC oscillator and internal low RC oscillator
 Every IO pin can be configured to enable wake-up function
 Eight levels of LVR reset ~ 4.1V, 3.6V, 3.1V, 2.8V, 2.5V, 2.2V, 2.0V, 1.8V
 One external interrupt pins 1.3. CPU Features
 One processing unit operating mode
 79 Powerful instructions
 Most instructions are 1T execution cycle
 Programmable stack pointer and adjustable stack level
 Direct and indirect addressing modes for data access. Data memories are available for use as an index pointer of
Indirect addressing mode
 IO space and memory space are independent
©Copyright 2018, PADAUK Technology Co. Ltd Page 7 of 56 PDK-DS-PMX150-EN-V108 – Dec. 11, 2018