Datasheet 74LVC1G3157 (Nexperia) - 3
Hersteller | Nexperia |
Beschreibung | 10 Ohm Single-Pole Double-Throw Analog Switch |
Seiten / Seite | 22 / 3 — Nexperia. 74LVC1G3157. 10 Ohm single-pole double-throw analog switch. 6. … |
Dateiformat / Größe | PDF / 337 Kb |
Dokumentensprache | Englisch |
Nexperia. 74LVC1G3157. 10 Ohm single-pole double-throw analog switch. 6. Pinning information. 6.1. Pinning. GM package. GV package
Modelllinie für dieses Datenblatt
Textversion des Dokuments
Nexperia 74LVC1G3157 10 Ohm single-pole double-throw analog switch 6. Pinning information 6.1. Pinning GM package GV package SOT886 (XSON6) GW package SOT457 (SC-74; TSOP6) SOT363-2 (TSSOP6)
Y1 1 6 S Y1 1 6 S Y1 1 6 S GND 2 5 VCC GND 2 5 V GND 2 5 V CC CC Y0 3 4 Z Y0 3 4 Z Y0 3 4 Z aaa-036512 aaa-036513 aaa-036516 Transparent top view
GN package SOT1115 (XSON6) GS package SOT1202 (XSON6) GX package
Y1 1 6 S
SOT1255-2 (X2SON6)
Y1 1 6 S Y1 1 6 S GND 2 5 VCC GND 2 5 VCC GND 2 5 VCC Y0 3 4 Z Y0 3 4 Z Y0 3 4 Z aaa-036514 aaa-036515 aaa-036517 Transparent top view Transparent top view Transparent top view
6.2. Pin description Table 3. Pin description Symbol Pin Description
Y1 1 independent input or output GND 2 ground (0 V) Y0 3 independent input or output Z 4 common output or input VCC 5 supply voltage S 6 select input
7. Functional description Table 4. Function table
H = HIGH voltage level; L = LOW voltage level.
Input S Channel on
L Y0 H Y1 74LVC1G3157 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2023. Al rights reserved
Product data sheet Rev. 10 — 13 April 2023 3 / 22
Document Outline 1. General description 2. Features and benefits 3. Ordering information 4. Marking 5. Functional diagram 6. Pinning information 6.1. Pinning 6.2. Pin description 7. Functional description 8. Limiting values 9. Recommended operating conditions 10. Static characteristics 10.1. Test circuits 10.2. ON resistance 10.3. ON resistance test circuit and graphs 11. Dynamic characteristics 11.1. Waveforms and test circuits 11.2. Additional dynamic characteristics 11.3. Test circuits 12. Package outline 13. Abbreviations 14. Revision history 15. Legal information Contents