Datasheet ADG772 (Analog Devices) - 3
| Hersteller | Analog Devices |
| Beschreibung | CMOS Low Power Dual 2:1 Mux/Demux USB 2.0 (480 Mbps)/USB 1.1 (12 Mbps) |
| Seiten / Seite | 12 / 3 — Data Sheet. ADG772. Specifications. Table 1. Parameter. +25°C. −40°C to … |
| Revision | C |
| Dateiformat / Größe | PDF / 387 Kb |
| Dokumentensprache | Englisch |
Data Sheet. ADG772. Specifications. Table 1. Parameter. +25°C. −40°C to +85°C. Unit. Test Conditions/Comments
Modelllinie für dieses Datenblatt
Textversion des Dokuments
link to page 9 link to page 9 link to page 9 link to page 9 link to page 9 link to page 9 link to page 9 link to page 10 link to page 10 link to page 10 link to page 10 link to page 10
Data Sheet ADG772 Specifications
VDD = 2.7 V to 3.6 V, GND = 0 V, unless otherwise noted.
Table 1. Parameter +25°C −40°C to +85°C Unit Test Conditions/Comments
ANALOG SWITCH Analog Signal Range 0 V to VDD V On-Resistance (RON) 6.7 Ω typ VDD = 2.7 V, VS = 0 V to VDD, IDS = 10 mA; see Figure 21 8.8 Ω max On-Resistance Match 0.04 Ω typ VDD = 2.7 V, VS = 1.5 V, IDS = 10 mA Between Channels (∆RON) 0.2 Ω max On Resistance Flatness (RFLAT (ON)) 3.3 Ω typ VDD = 2.7 V, VS = 0 V to VDD, IDS = 10 mA 3.6 Ω max LEAKAGE CURRENTS VDD = 3.6 V Source Off Leakage IS (Off) ±0.2 nA typ VS = 0.6 V/3.3 V, VD = 3.3 V/0.6 V; see Figure 22 Channel On Leakage ID, IS (On) ±0.2 nA typ VS = VD = 0.6 V or 3.3 V; see Figure 23 DIGITAL INPUTS Input High Voltage, VINH 1.35 V min Input Low Voltage, VINL 0.8 V max Input Current, IINL or IINH 0.005 µA typ VIN = VINL or VINH ±0.1 µA max VIN = VINL or VINH Digital Input Capacitance, CIN 2 pF typ DYNAMIC CHARACTERISTICS1 tON 9 ns typ RL = 50 Ω, CL = 35 pF 12.5 13.5 ns max VS = 2 V; see Figure 24 tOFF 6 ns typ RL = 50 Ω, CL = 35 pF 9.5 10 ns max VS = 2 V; see Figure 24 Propagation Delay 250 ps typ RL = 50 Ω, CL = 35 pF Propagation Delay Skew, tSKEW 20 ps typ RL = 50 Ω, CL = 35 pF Break-Before-Make Time Delay (tBBM) 5 ns typ RL = 50 Ω, CL = 35 pF 3.4 2.9 ns min VS1 = VS2 = 2 V; see Figure 25 Charge Injection 0.5 pC typ VD = 1.25 V, RS = 0 Ω, CL = 1 nF; see Figure 26 Off Isolation 73 dB typ RL = 50 Ω, CL = 5 pF, f = 1 MHz; see Figure 27 Channel-to-Channel Crosstalk −90 dB typ S1A to S2A/S1B to S2B; RL = 50 Ω, CL = 5 pF, f = 1 MHz; see Figure 28 −80 dB typ S1A to S1B/S2A to S2B; RL = 50 Ω, CL = 5 pF, f = 1 MHz; see Figure 29 −3 dB Bandwidth 630 MHz typ RL = 50 Ω, CL = 5 pF; see Figure 30 Data Rate 1260 Mbps typ RL = 50 Ω, CL = 5 pF; see Figure 30 CS (Off) 2.4 pF typ CD, CS (On) 6.9 pF typ POWER REQUIREMENTS VDD = 3.6 V IDD 0.006 µA typ Digital inputs = 0 V or 3.6 V 1 µA max 1 Guaranteed by design, not subject to production test. Rev. C | Page 3 of 12 Document Outline FEATURES APPLICATIONS FUNCTIONAL BLOCK DIAGRAM GENERAL DESCRIPTION PRODUCT HIGHLIGHTS REVISION HISTORY ABSOLUTE MAXIMUM RATINGS ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TRUTH TABLE TYPICAL PERFORMANCE CHARACTERISTICS TEST CIRCUITS TERMINOLOGY OUTLINE DIMENSIONS ORDERING GUIDE
Data Sheet ADG772 Specifications
VDD = 2.7 V to 3.6 V, GND = 0 V, unless otherwise noted.
Table 1. Parameter +25°C −40°C to +85°C Unit Test Conditions/Comments
ANALOG SWITCH Analog Signal Range 0 V to VDD V On-Resistance (RON) 6.7 Ω typ VDD = 2.7 V, VS = 0 V to VDD, IDS = 10 mA; see Figure 21 8.8 Ω max On-Resistance Match 0.04 Ω typ VDD = 2.7 V, VS = 1.5 V, IDS = 10 mA Between Channels (∆RON) 0.2 Ω max On Resistance Flatness (RFLAT (ON)) 3.3 Ω typ VDD = 2.7 V, VS = 0 V to VDD, IDS = 10 mA 3.6 Ω max LEAKAGE CURRENTS VDD = 3.6 V Source Off Leakage IS (Off) ±0.2 nA typ VS = 0.6 V/3.3 V, VD = 3.3 V/0.6 V; see Figure 22 Channel On Leakage ID, IS (On) ±0.2 nA typ VS = VD = 0.6 V or 3.3 V; see Figure 23 DIGITAL INPUTS Input High Voltage, VINH 1.35 V min Input Low Voltage, VINL 0.8 V max Input Current, IINL or IINH 0.005 µA typ VIN = VINL or VINH ±0.1 µA max VIN = VINL or VINH Digital Input Capacitance, CIN 2 pF typ DYNAMIC CHARACTERISTICS1 tON 9 ns typ RL = 50 Ω, CL = 35 pF 12.5 13.5 ns max VS = 2 V; see Figure 24 tOFF 6 ns typ RL = 50 Ω, CL = 35 pF 9.5 10 ns max VS = 2 V; see Figure 24 Propagation Delay 250 ps typ RL = 50 Ω, CL = 35 pF Propagation Delay Skew, tSKEW 20 ps typ RL = 50 Ω, CL = 35 pF Break-Before-Make Time Delay (tBBM) 5 ns typ RL = 50 Ω, CL = 35 pF 3.4 2.9 ns min VS1 = VS2 = 2 V; see Figure 25 Charge Injection 0.5 pC typ VD = 1.25 V, RS = 0 Ω, CL = 1 nF; see Figure 26 Off Isolation 73 dB typ RL = 50 Ω, CL = 5 pF, f = 1 MHz; see Figure 27 Channel-to-Channel Crosstalk −90 dB typ S1A to S2A/S1B to S2B; RL = 50 Ω, CL = 5 pF, f = 1 MHz; see Figure 28 −80 dB typ S1A to S1B/S2A to S2B; RL = 50 Ω, CL = 5 pF, f = 1 MHz; see Figure 29 −3 dB Bandwidth 630 MHz typ RL = 50 Ω, CL = 5 pF; see Figure 30 Data Rate 1260 Mbps typ RL = 50 Ω, CL = 5 pF; see Figure 30 CS (Off) 2.4 pF typ CD, CS (On) 6.9 pF typ POWER REQUIREMENTS VDD = 3.6 V IDD 0.006 µA typ Digital inputs = 0 V or 3.6 V 1 µA max 1 Guaranteed by design, not subject to production test. Rev. C | Page 3 of 12 Document Outline FEATURES APPLICATIONS FUNCTIONAL BLOCK DIAGRAM GENERAL DESCRIPTION PRODUCT HIGHLIGHTS REVISION HISTORY ABSOLUTE MAXIMUM RATINGS ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TRUTH TABLE TYPICAL PERFORMANCE CHARACTERISTICS TEST CIRCUITS TERMINOLOGY OUTLINE DIMENSIONS ORDERING GUIDE