Datasheet ADG1201 (Analog Devices)

link to page 1
Low Capacitance, Low Charge Injection, ±15 V/+12 V, i CMOS, SPST in SOT-23 Data Sheet ADG1201 FEATURES FUNCTIONAL BLOCK DIAGRAM 2.4 pF typical off switch source capacitance, dual supply ADG1201 <1 pC charge injection S D Low leakage: 0.6 nA maximum at 85°C 120 Ω typical on resistance at 25°C, dual supply Fully specified at ±15 V, +12 V IN No VL supply required
1 -00
3 V logic-compatible inputs SWITCH SHOWN FOR A LOGIC 1 INPUT
576 06
VINH = 2.0 V minimum
Figure 1.
VINL = 0.8 V maximum Rail-to-rail operation 6-lead SOT-23 package APPLICATIONS Automatic test equipment Data acquisition systems Battery-powered systems Sample-and-hold systems Audio signal routing Video signal routing Communication systems GENERAL DESCRIPTION
The ADG1201 is a monolithic complementary metal-oxide iCMOS construction ensures ultra low power dissipation, semiconductor (CMOS) device containing a single-pole, making the device ideally suited for portable and battery- single-throw (SPST) switch designed in an iCMOS® process. powered instruments. iCMOS is a modular manufacturing process combining a The ADG1201 contains a SPST switch. Figure 1 shows that with high voltage CMOS and bipolar technologies. iCMOS a logic input of 1, the switch of the ADG1201 is closed. The enables the development of a wide range of high performance switch conducts equally well in both directions when on and has analog ICs capable of 33 V operation in a footprint that no an input signal range that extends to the supplies. In the off previous generation of high voltage devices has been able condition, signal levels up to the supplies are blocked. to achieve. Unlike analog ICs using conventional CMOS processes, iCMOS components can tolerate high supply
PRODUCT HIGHLIGHTS
voltages while providing increased performance, 1. Ultralow capacitance. dramatically lower power consumption, and reduced 2. <1 pC charge injection. package size. 3. Ultralow leakage. The ultralow capacitance and charge injection of this 4. 3 V logic-compatible digital inputs: switch makes it an ideal solution for data acquisition and VINH = 2.0 V minimum, VINL = 0.8 V maximum. sample-and-hold applications, where low glitch and fast 5. No logic voltage (VL) power supply required. settling are required. Fast switching speed coupled with 6. SOT-23 package. high signal bandwidth also makes the device suitable for video signal switching.
Rev. A Document Feedback Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Tel: 781.329.4700 ©2008–2019 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. Technical Support www.analog.com
Document Outline Features Applications Functional Block Diagram General Description Product Highlights Revision History Specifications Dual Supply Single Supply Absolute Maximum Ratings Thermal Resistance ESD Caution Pin Configuration and Function Descriptions Typical Performance Characteristics Test Circuits Terminology Outline Dimensions Ordering Guide