Datasheet ADT7461A (ON Semiconductor) - 5
| Hersteller | ON Semiconductor |
| Beschreibung | +-1C Temperature Monitor with Series Resistance Cancellation |
| Seiten / Seite | 19 / 5 — ADT7461A. TYPICAL PERFORMANCE CHARACTERISTICS. DEV 1. DEV 8. DEV 15. DEV … |
| Revision | 8 |
| Dateiformat / Größe | PDF / 302 Kb |
| Dokumentensprache | Englisch |
ADT7461A. TYPICAL PERFORMANCE CHARACTERISTICS. DEV 1. DEV 8. DEV 15. DEV 2. DEV 9. DEV 16. DEV 3. DEV 10. MEAN. HIGH 4S. DEV 4. DEV 11. LOW 4S. DEV 5
Modelllinie für dieses Datenblatt
Textversion des Dokuments
ADT7461A TYPICAL PERFORMANCE CHARACTERISTICS
3.5 3.5
DEV 1 DEV 8 DEV 15 DEV 1 DEV 8 DEV 15
3.0
DEV 2 DEV 9 DEV 16
3.0
DEV 2 DEV 9 DEV 16
°C)
DEV 3 DEV 10 MEAN DEV 3 DEV 10 HIGH 4S
2.5
DEV 4 DEV 11 HIGH 4S
°C) 2.5
DEV 4 DEV 11 LOW 4S DEV 5 DEV 12 LOW 4S DEV 5 DEV 12
2.0
DEV 6 DEV 13
2.0
DEV 6 DEV 13 DEV 7 DEV 14 DEV 7 DEV 14
1.5 1.5 TURE ERROR ( 1.0 TURE ERROR ( 1.0 0.5 0.5 0 0 TEMPERA −0.5 TEMPERA −0.5 −1.0 −1.0 −50 0 50 100 150 −50 0 50 100 150 TEMPERATURE (°C) TEMPERATURE (°C)
Figure 3. Local Temperature Error vs. Temperature Figure 4. Remote Temperature Error vs. Actual Temperature
10 0 5 −2 °C) D+ To GND °C) −4 0 −6 −5 −8 D+ To VCC −10 TURE ERROR ( −10 TURE ERROR ( DEV 3 −12 −15 DEV 2 −14 TEMPERA −20 TEMPERA −16 DEV 4 −25 −18 1 10 100 0 5 10 15 20 25 LEAKAGE RESISTANCE (MW) CAPACITANCE (nF)
Figure 5. Temperature Error vs. D+/D− Leakage Figure 6. Temperature Error vs. D+/D− Capacitance Resistance
1000 422 DEV 2BC 900 420 800 DEV 2BC 700 418 600 416 (mA) 500 (mA) DEV 4BC I DD 400 I DD 414 DEV 3BC DEV 4BC 300 DEV 3BC 412 200 410 100 0 408 0.01 0.1 1 10 100 3.0 3.1 3.2 3.3 3.4 3.5 3.6 CONVERSION RATE (Hz) VDD (V)
Figure 7. Operating Supply Current vs. Figure 8. Operating Supply Current vs. Voltage Conversion Rate http://onsemi.com 5
3.5 3.5
DEV 1 DEV 8 DEV 15 DEV 1 DEV 8 DEV 15
3.0
DEV 2 DEV 9 DEV 16
3.0
DEV 2 DEV 9 DEV 16
°C)
DEV 3 DEV 10 MEAN DEV 3 DEV 10 HIGH 4S
2.5
DEV 4 DEV 11 HIGH 4S
°C) 2.5
DEV 4 DEV 11 LOW 4S DEV 5 DEV 12 LOW 4S DEV 5 DEV 12
2.0
DEV 6 DEV 13
2.0
DEV 6 DEV 13 DEV 7 DEV 14 DEV 7 DEV 14
1.5 1.5 TURE ERROR ( 1.0 TURE ERROR ( 1.0 0.5 0.5 0 0 TEMPERA −0.5 TEMPERA −0.5 −1.0 −1.0 −50 0 50 100 150 −50 0 50 100 150 TEMPERATURE (°C) TEMPERATURE (°C)
Figure 3. Local Temperature Error vs. Temperature Figure 4. Remote Temperature Error vs. Actual Temperature
10 0 5 −2 °C) D+ To GND °C) −4 0 −6 −5 −8 D+ To VCC −10 TURE ERROR ( −10 TURE ERROR ( DEV 3 −12 −15 DEV 2 −14 TEMPERA −20 TEMPERA −16 DEV 4 −25 −18 1 10 100 0 5 10 15 20 25 LEAKAGE RESISTANCE (MW) CAPACITANCE (nF)
Figure 5. Temperature Error vs. D+/D− Leakage Figure 6. Temperature Error vs. D+/D− Capacitance Resistance
1000 422 DEV 2BC 900 420 800 DEV 2BC 700 418 600 416 (mA) 500 (mA) DEV 4BC I DD 400 I DD 414 DEV 3BC DEV 4BC 300 DEV 3BC 412 200 410 100 0 408 0.01 0.1 1 10 100 3.0 3.1 3.2 3.3 3.4 3.5 3.6 CONVERSION RATE (Hz) VDD (V)
Figure 7. Operating Supply Current vs. Figure 8. Operating Supply Current vs. Voltage Conversion Rate http://onsemi.com 5