Datasheet ADP5054 (Analog Devices)

Quad Buck Regulator Integrated Power Solution Data Sheet ADP5054 FEATURES TYPICAL APPLICATION CIRCUIT Wide input voltage range: 4.5 V to 15.5 V ADP5054 ±1.5% output accuracy over full temperature range VREG INTERNAL SYNC/MODE C1 VDD VREG 250 kHz to 2 MHz adjustable switching frequency with OSCILLATOR 100mA RT C0 individual ½× frequency option FB1 PVIN1 Power regulation 4.5V TO 15.5V BST1 SW1 Channel 1 and Channel 2 C2 C3 L1 CHANNEL 1 VOUT1 COMP1 BUCK (2A/4A/6A) VREG Programmable 2 A/4 A/6 A sync buck regulators with Q1 C4 EN1 DL1 low-side FET drivers VREG IM1 CFG12 PGND IL Channel 3 and Channel 4: 2.5 A sync buck regulators (SS, 1/2 × fSW, IM2 PARALLEL) DL2 IL Flexible parallel operation SW2 Q2 C5 L2 Single 12 A output (Channel 1 and Channel 2 in parallel) PVIN2 CHANNEL 2 VOUT2 VREG BUCK COMP2 (2A/4A/6A) C6 C7 Single 5 A output (Channel 3 and Channel 4 in parallel) BST2 EN2 E FB2 Low 1/f noise density IV T PWRGD EC 40 μV rms at 0.8 V L REF for 10 Hz to 100 kHz BST3 PVIN3 SE SW3 Precision enable with 0.811 V accurate threshold C8 C9 L3 VOUT3 COMP3 CHANNEL 3 BUCK Active output discharge switch FB3 EN3 (2.5A) C10 PGND3 FPWM/PSM mode selection VREG CFG34 Frequency synchronization input or output (SS, 1/2 × f BST4 SW, PARALLEL, SW4 Power-good flag for Channel 1 output SCLKSET) C12 L4 VOUT4 PVIN4 CHANNEL 4 BUCK UVLO, OCP, and TSD protection FB4 C11 COMP4 (2.5A) C13 PGND4 48-lead, 7 mm × 7 mm LFCSP EN4 −40°C to +125°C operational junctional temperature range
1 -00
EXPOSED PAD
7 61 12
APPLICATIONS
Figure 1.
FPGA and processor applications Small cell base stations Security and surveillance Medical applications GENERAL DESCRIPTION
The ADP5054 combines four high performance buck regulators in The switching frequency of the ADP5054 can be programmed a 48-lead LFCSP package that meets demanding performance and or synchronized to an external clock from 250 kHz to 2 MHz, board space requirements. The device enables direct connection and an individual ½× frequency configuration is available for to high input voltages of up to 15.5 V with no preregulators. each channel. Channel 1 and Channel 2 integrate high-side power metal-oxide The ADP5054 contains an individual precision enable pin on each semiconductor field effect transistors (MOSFETs ) and low-side channel for easy power-up sequencing. The internal low 1/f noise MOSFET drivers. External NFETs can be used in low-side power reference is implemented in the ADP5054 for noise sensitive devices to achieve an efficiency optimized solution and to applications. deliver a programmable output current of 2 A, 4 A, or 6 A.
Table 1. Related Products
Combining Channel 1 and Channel 2 in a parallel configuration
Model Channels I2C Package
provides a single output with up to 12 A of current. ADP5050 Four bucks, one LDO Yes 48-Lead LFCSP Channel 3 and Channel 4 integrate both high-side and low-side ADP5051 Four bucks, supervisory Yes 48-Lead LFCSP MOSFETs to deliver an output current of 2.5 A. Combining ADP5052 Four bucks, one LDO No 48-Lead LFCSP Channel 3 and Channel 4 in a parallel configuration can ADP5053 Four bucks, supervisory No 48-Lead LFCSP provide a single output with up to 5 A of current. ADP5054 Four high current bucks No 48-Lead LFCSP
Rev. G Document Feedback Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Tel: 781.329.4700 ©2015–2019 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. Technical Support www.analog.com
Document Outline FEATURES APPLICATIONS TYPICAL APPLICATION CIRCUIT GENERAL DESCRIPTION TABLE OF CONTENTS REVISION HISTORY DETAILED FUNCTIONAL BLOCK DIAGRAM SPECIFICATIONS BUCK REGULATOR SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS THEORY OF OPERATION BUCK REGULATOR OPERATIONAL MODES PWM Mode PSM Mode Forced PWM and Automatic PWM/PSM Modes ADJUSTABLE AND FIXED OUTPUT VOLTAGE INTERNAL REGULATORS (VREG AND VDD) SEPARATE SUPPLY APPLICATIONS LOW-SIDE DEVICE SELECTION BOOTSTRAP CIRCUITRY ACTIVE OUTPUT DISCHARGE SWITCH PRECISION ENABLING OSCILLATOR Phase Shift SYNCHRONIZATION INPUT/OUTPUT SOFT START PARALLEL OPERATION STARTUP WITH PRECHARGED OUTPUT CURRENT-LIMIT PROTECTION FREQUENCY FOLDBACK PULSE SKIP IN MAXIMUM DUTY SHORT-CIRCUIT PROTECTION (SCP) LATCH-OFF PROTECTION Short-Circuit Latch-Off Mode UNDERVOLTAGE LOCKOUT (UVLO) POWER-GOOD FUNCTION THERMAL SHUTDOWN APPLICATIONS INFORMATION ADIsimPOWER DESIGN TOOL PROGRAMMING THE OUTPUT VOLTAGE VOLTAGE CONVERSION LIMITATIONS CURRENT-LIMIT SETTING SOFT START SETTING INDUCTOR SELECTION OUTPUT CAPACITOR SELECTION INPUT CAPACITOR SELECTION LOW-SIDE POWER DEVICE SELECTION PROGRAMMING THE UVLO INPUT COMPENSATION COMPONENTS DESIGN POWER DISSIPATION Buck Regulator Power Dissipation Power Switch Conduction Loss (PCOND) Switching Loss (PSW) Transition Loss (PTRAN) Thermal Shutdown JUNCTION TEMPERATURE DESIGN EXAMPLES SETTING THE SWITCHING FREQUENCY SETTING THE OUTPUT VOLTAGE SETTING THE CURRENT LIMIT SELECTING THE INDUCTOR SELECTING THE OUTPUT CAPACITOR SELECTING THE LOW-SIDE MOSFET DESIGNING THE COMPENSATION NETWORK SELECTING THE SOFT START TIME SELECTING THE INPUT CAPACITOR PRINTED CIRCUIT BOARD LAYOUT RECOMMENDATIONS TYPICAL APPLICATION CIRCUIT FACTORY DEFAULT OPTIONS OUTLINE DIMENSIONS ORDERING GUIDE