Datasheet STDRIVE101 (STMicroelectronics)
| Hersteller | STMicroelectronics |
| Beschreibung | Triple half-bridge gate driver |
| Seiten / Seite | 32 / 1 — STDRIVE101. Features. Application. Product status link. Product label. … |
| Dateiformat / Größe | PDF / 899 Kb |
| Dokumentensprache | Englisch |
STDRIVE101. Features. Application. Product status link. Product label. Description. DS13472. Rev 1. October 2020
Modelllinie für dieses Datenblatt
Textversion des Dokuments
STDRIVE101
Datasheet Triple half-bridge gate driver
Features
• Operating voltage from 5.5 to 75 V • 600 mA sink/source current capability • 3.3 V and 5 V control logic • Two input strategies: – ENx/INx with adjustable deadtime generation – INHx/INLx with interlocking • Matched propagation delay for all channels • Very short propagation delay: 40 ns • Integrated bootstrap diodes • 12 V LDO linear regulator (50 mA max.) • Embedded VDS monitor for each external MOSFET • Overcurrent comparator • UVLO and thermal shutdown protection • Standby mode for low current consumption operation
Application
• Home automation and appliances • e-bikes • Power tools • Fans and pumps
Product status link
• Industrial automation STDRIVE101 • Textile machines
Product label
• Gaming and consoles
Description
The STDRIVE101 is a low voltage gate driver suitable for driving three-phase brushless motors. It is a single-chip with three half-bridge gate drivers for N-channel power MOSFETs. Each driver has a current capability of 600 mA (sink/source). It integrates a low drop linear regulator generating the supply voltage for both low-side and high-side gate drivers through a bootstrap circuitry. The device provides Under Voltage Lock Out (UVLO) on both the low-side and high- side sections, preventing the power switches from operating in low efficiency or dangerous conditions. The control logic integrated into the STDRIVE101 allows two input strategies (high- side and low-side or enable and PWM driving signals). The driving method is selected according to DT/MODE pin. In both cases, prevention from cross conduction is ensured by interlocking or internally generated deadtime. The STDRIVE101 also features a VDS monitoring protection for each external MOSFET, thermal shutdown and can be put in the standby mode to reduce the power consumption. The device is available in a VFQFPN 4x4 24 leads package option.
DS13472
-
Rev 1
-
October 2020
www.st.com For further information contact your local STMicroelectronics sales office. Document Outline Cover image Product status link / summary Features Application Description 1 Block diagram 2 Electrical data 2.1 Absolute maximum ratings 2.2 Recommended operating conditions 2.3 Thermal data 2.4 Electrical sensitivity characteristics 3 Electrical characteristics 4 Pin description 5 Device description 5.1 Gate drivers’ characteristics 5.2 12 V LDO linear regulator 5.2.1 Bootstrap section 5.2.1.1 Power-up and wake-up 5.2.1.2 Charging time and external bootstrap diodes 5.2.2 Externally provided gate driver’s supply voltage 5.3 Control logic 5.3.1 Deadtime 5.4 Standby mode 5.5 Undervoltage protection 5.6 VDS monitoring protection 5.7 Overcurrent comparator 5.8 Thermal protection 6 ESD protection strategy 7 Application example 8 Package information 9 Ordering information Revision history Contents List of tables List of figures
Datasheet Triple half-bridge gate driver
Features
• Operating voltage from 5.5 to 75 V • 600 mA sink/source current capability • 3.3 V and 5 V control logic • Two input strategies: – ENx/INx with adjustable deadtime generation – INHx/INLx with interlocking • Matched propagation delay for all channels • Very short propagation delay: 40 ns • Integrated bootstrap diodes • 12 V LDO linear regulator (50 mA max.) • Embedded VDS monitor for each external MOSFET • Overcurrent comparator • UVLO and thermal shutdown protection • Standby mode for low current consumption operation
Application
• Home automation and appliances • e-bikes • Power tools • Fans and pumps
Product status link
• Industrial automation STDRIVE101 • Textile machines
Product label
• Gaming and consoles
Description
The STDRIVE101 is a low voltage gate driver suitable for driving three-phase brushless motors. It is a single-chip with three half-bridge gate drivers for N-channel power MOSFETs. Each driver has a current capability of 600 mA (sink/source). It integrates a low drop linear regulator generating the supply voltage for both low-side and high-side gate drivers through a bootstrap circuitry. The device provides Under Voltage Lock Out (UVLO) on both the low-side and high- side sections, preventing the power switches from operating in low efficiency or dangerous conditions. The control logic integrated into the STDRIVE101 allows two input strategies (high- side and low-side or enable and PWM driving signals). The driving method is selected according to DT/MODE pin. In both cases, prevention from cross conduction is ensured by interlocking or internally generated deadtime. The STDRIVE101 also features a VDS monitoring protection for each external MOSFET, thermal shutdown and can be put in the standby mode to reduce the power consumption. The device is available in a VFQFPN 4x4 24 leads package option.
DS13472
-
Rev 1
-
October 2020
www.st.com For further information contact your local STMicroelectronics sales office. Document Outline Cover image Product status link / summary Features Application Description 1 Block diagram 2 Electrical data 2.1 Absolute maximum ratings 2.2 Recommended operating conditions 2.3 Thermal data 2.4 Electrical sensitivity characteristics 3 Electrical characteristics 4 Pin description 5 Device description 5.1 Gate drivers’ characteristics 5.2 12 V LDO linear regulator 5.2.1 Bootstrap section 5.2.1.1 Power-up and wake-up 5.2.1.2 Charging time and external bootstrap diodes 5.2.2 Externally provided gate driver’s supply voltage 5.3 Control logic 5.3.1 Deadtime 5.4 Standby mode 5.5 Undervoltage protection 5.6 VDS monitoring protection 5.7 Overcurrent comparator 5.8 Thermal protection 6 ESD protection strategy 7 Application example 8 Package information 9 Ordering information Revision history Contents List of tables List of figures