Datasheet ADCMP551, ADCMP552, ADCMP553 (Analog Devices) - 9
Hersteller | Analog Devices |
Beschreibung | Single-Supply, High Speed PECL/LVPECL Comparators |
Seiten / Seite | 15 / 9 — Data Sheet. ADCMP551/ADCMP552/ADCMP553. 515. 505. 504. 510. 503. s) p. … |
Revision | B |
Dateiformat / Größe | PDF / 204 Kb |
Dokumentensprache | Englisch |
Data Sheet. ADCMP551/ADCMP552/ADCMP553. 515. 505. 504. 510. 503. s) p. 502. (ps. LAY. 501. 500. 495. 499. AGATION DE. 490. 498. OP R. PROPAGATION DELAY (. 497
Modelllinie für dieses Datenblatt
Textversion des Dokuments
Data Sheet ADCMP551/ADCMP552/ADCMP553 515 505 504 510 503 ) s) p 505 502 (ps LAY 501 500 500 495 499 AGATION DE 490 498 OP R PROPAGATION DELAY ( P 497 485 496 480
04722-011
495
04722-014
–40 –30 –20 –10 0 10 20 30 40 50 60 70 80 90 –0.2 0.1 0.4 0.7 1.0 1.3 TEMPERATURE ( C) INPUT COMMON MODE VOLTAGE (V)
Figure 11. Propagation Delay vs. Temperature Figure 14. Propagation Delay vs. Common-Mode Voltage
140 25 120 ) ) 20 100 RROR (ps 15 RROR (ps E E 80 LAY LAY 10 60 5 40 AGATION DE AGATION DE OP OP R R 0 P 20 P 0
04722-012
–5
04722-015
0 0.2 0.4 0.6 0.8 1.0 0.7 1.7 2.7 3.7 4.7 5.7 6.7 7.7 8.7 9.7 OVERDRIVE VOLTAGE (V) PULSE WIDTH (ns)
Figure 12. Propagation Delay vs. Overdrive Voltage Figure 15. Propagation Delay Error vs. Pulse Width
120 140 120 100 V) V) m m 100 80 ESIS ( ESIS ( 80 YSTER 60 YSTER H H 60 ED ED M M M 40 M A A 40 OGR OGR 20 PR PR 20 0
04722-009
0
04722-025
100 10 1 0 50 100 150 200 250 300 RHYS (k ) IHYS (
A)
Figure 13. Comparator Hysteresis vs. RHYS Figure 16. Comparator Hysteresis vs. IHYS Rev. B | Page 9 of 15 Document Outline FEATURES APPLICATIONS FUNCTIONAL BLOCK DIAGRAM GENERAL DESCRIPTION TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS THERMAL CONSIDERATIONS ESD CAUTION PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS TIMING INFORMATION APPLICATIONS INFORMATION CLOCK TIMING RECOVERY OPTIMIZING HIGH SPEED PERFORMANCE COMPARATOR PROPAGATION DELAY DISPERSION COMPARATOR HYSTERESIS MINIMUM INPUT SLEW RATE REQUIREMENT TYPICAL APPLICATION CIRCUITS OUTLINE DIMENSIONS ORDERING GUIDE