Datasheet AD9363 (Analog Devices) - 31

HerstellerAnalog Devices
BeschreibungRF Agile Transceiver
Seiten / Seite32 / 31 — Data Sheet. AD9363. APPLICATIONS INFORMATION. Download the AD9363. Design …
RevisionD
Dateiformat / GrößePDF / 529 Kb
DokumentenspracheEnglisch

Data Sheet. AD9363. APPLICATIONS INFORMATION. Download the AD9363. Design File Package

Data Sheet AD9363 APPLICATIONS INFORMATION Download the AD9363 Design File Package

Modelllinie für dieses Datenblatt

Textversion des Dokuments

Data Sheet AD9363 APPLICATIONS INFORMATION
For additional information about how to program the AD9363 Analog Devices, Inc., provides complete drivers for the AD9363 device, see the AD9363 reference manual, and for additional for both bare metal/no operating system (no OS) and Linux information about the AD9363 registers, see the AD9363 operating systems. The AD9361, AD9363, and AD9364 share register map reference manual, both of which are available by the same application program interface (API). For the AD9361 registering at the Integrated Wideband RF Transceiver Design drivers, visit the following online locations: Resources web page and clicking
Download the AD9363
• Linux wiki page
Design File Package
. The register map is provided as a • No OS wiki page convenient and informational resource about low level operation of the device; however, it is not recommended for For support for these drivers, visit the following online creating user software. locations: • Linux Engineer Zone® page • No OS Engineer Zone page Rev. D | Page 31 of 32 Document Outline FEATURES APPLICATIONS FUNCTIONAL BLOCK DIAGRAM GENERAL DESCRIPTION TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS CURRENT CONSUMPTION—VDD_INTERFACE CURRENT CONSUMPTION—VDDx (COMBINATION OF ALL 1.3 V SUPPLIES) ABSOLUTE MAXIMUM RATINGS REFLOW PROFILE THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS 800 MHZ FREQUENCY BAND 2.4 GHZ FREQUENCY BAND THEORY OF OPERATION GENERAL RECEIVER TRANSMITTER CLOCK INPUT OPTIONS SYNTHESIZERS RF PLLs BB PLL DIGITAL DATA INTERFACE DATA_CLK Signal FB_CLK Signal RX_FRAME and TX_FRAME Signals ENABLE STATE MACHINE SPI Control Mode Pin Control Mode SPI INTERFACE CONTROL PINS Control Outputs (CTRL_OUT7 to CTRL_OUT0) Control Inputs (CTRL_IN3 to CTRL_IN0) GPO PINS (GPO_3 TO GPO_0) AUXILIARY CONVERTERS AUXADC AUXDAC1 and AUXDAC2 POWERING THE AD9363 APPLICATIONS INFORMATION PACKAGING AND ORDERING INFORMATION OUTLINE DIMENSIONS ORDERING GUIDE