Datasheet AD74412R (Analog Devices) - 7

HerstellerAnalog Devices
BeschreibungQuad-Channel, Software Configurable Input/Output
Seiten / Seite66 / 7 — Data Sheet. AD74412R. VOLTAGE INPUT. Table 3. Parameter. Min. Typ. Max. …
RevisionA
Dateiformat / GrößePDF / 1.2 Mb
DokumentenspracheEnglisch

Data Sheet. AD74412R. VOLTAGE INPUT. Table 3. Parameter. Min. Typ. Max. Unit. Test Conditions/Comments

Data Sheet AD74412R VOLTAGE INPUT Table 3 Parameter Min Typ Max Unit Test Conditions/Comments

Modelllinie für dieses Datenblatt

Textversion des Dokuments

Data Sheet AD74412R VOLTAGE INPUT
AVDD = 14 V to 26.4 V, AGND = DGND = 0 V, REFIN = 2.5 V (REFOUT tied to REFIN), DVCC = 2.7 V to 5.5 V, IOVDD = 1.7 V to 5.5 V, and all specifications at TA=−40°C to +85°C, unless otherwise noted. CLOAD = 68 nF per recommended configuration.
Table 3. Parameter Min Typ Max Unit Test Conditions/Comments
VOLTAGE INPUT Input Resolution 16 Bits Input Range 0 10 V ACCURACY TUE −0.4 +0.4 %FSR Internal reference −0.2 +0.2 %FSR External reference TUE at 25°C −0.3 +0.3 %FSR Internal reference −0.1 +0.1 %FSR External reference TUE Drift vs. Time1 500 ppm FSR Internal reference, drift after 1000 hours, TA = 85°C 500 ppm FSR External reference, drift after 1000 hours, TA = 85°C INL −5 ±2 +5 LSB Gain Error 2000 ppm FSR Internal reference Offset Error ±2 LSB OTHER INPUT SPECIFICATIONS DC PSRR1 10 µV/V Normal Mode Rejection1 75 dB 50 Hz ± 1 Hz and 60 Hz ± 1 Hz Input Bias Current at 25°C −100 +100 nA As seen from the I/OP_x screw terminal, ADC is either idle or converting; 200 kΩ to GND is disabled (CH_200K_TO_GND bit = 0), does not include transient voltage suppressor (TVS) leakage Input Resistance 175 195 215 kΩ 200 kΩ to GND enabled 1 Guaranteed by design and characterization. Rev. A | Page 7 of 66 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION COMPANION PRODUCTS PRODUCT HIGHLIGHTS TABLE OF CONTENTS REVISION HISTORY FUNCTIONAL BLOCK DIAGRAM SPECIFICATIONS VOLTAGE OUTPUT CURRENT OUTPUT VOLTAGE INPUT CURRENT INPUT EXTERNALLY POWERED CURRENT INPUT LOOP POWERED RTD MEASUREMENT DIGITAL INPUT LOGIC DIGITAL INPUT LOOP POWERED ADC SPECIFICATIONS GENERAL SPECIFICATIONS TIMING CHARACTERISTICS SPI Timing Specifications Timing Diagrams ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS VOLTAGE OUTPUT CURRENT OUTPUT REFERENCE ADC SUPPLIES THEORY OF OPERATION ROBUST ARCHITECTURE SERIAL INTERFACE DAC ARCHITECTURE ADC OVERVIEW REFERENCE Reference Noise Charge Pump POWER-ON STATE OF THE AD74412R DEVICE FUNCTIONS High Impedance Interpreting ADC Data Voltage Output Mode Voltage Output Short-Circuit Protection Interpretin ADC Data Current Output Mode Current Output Open Circuit Detection Interpreting ADC Data Voltage Input Mode Selectable 200 kΩ to GND Interpreting ADC Data Current Input, Externally Powered Mode Short-Circuit Protection Interpreting ADC Data Current Input, Loop Powered Mode Short-Circuit Protection Interpreting ADC Data Resistance Measurement (External 2-Wire RTD) Interpreting ADC Data Digital Input Logic Interpreting ADC Data Digital Input Current Sink Digital Input Threshold Setting Debounce Function Debounce Mode 0 (Default) Debounce Mode 1 Digital Input Inverter DIGITAL INPUT, LOOP POWERED MODE Interpreting ADC Data GETTING STARTED USING CHANNEL FUNCTIONS Switching Channel Functions ADC FUNCTIONALITY ADC Conversion Rates ADC_RDYB Functionality ADC Output Data Format ADC Noise DIAGNOSTICS DACs LDAC Function Clear Code Function Digital Linear Slew Rate Control DRIVING INDUCTIVE LOADS RESET FUNCTION THERMAL ALERT AND THERMAL RESET FAULTS AND ALERTS Channel Faults POWER SUPPLY MONITORS GPO_x PINS SPI INTERFACE AND DIAGNOSTICS SPI CRC SPI Interface SCLK Count Feature Readback Mode Streaming Mode Auto Readback BOARD DESIGN AND LAYOUT CONSIDERATIONS APPLICATIONS INFORMATION REGISTER MAP NOP REGISTER FUNCTION SETUP REGISTER PER CHANNEL ADC CONFIGURATION REGISTER PER CHANNEL DIGITAL INPUT CONFIGURATION REGISTER PER CHANNEL GPO PARALLEL DATA REGISTER GPO CONFIGURATION REGISTER PER CHANNEL OUTPUT CONFIGURATION REGISTER PER CHANNEL DAC CODE REGISTER PER CHANNEL DAC CLEAR CODE REGISTER PER CHANNEL DAC ACTIVE CODE REGISTER PER CHANNEL DIGITAL INPUT THRESHOLD REGISTER ADC CONVERSION CONTROL REGISTER DIAGNOSTICS SELECT REGISTER DIGITAL OUTPUT LEVEL REGISTER ADC CONVERSION RESULTS REGISTER PER CHANNEL DIAGNOSTIC RESULTS REGISTERS PER DIAGNOSTIC CHANNEL ALERT STATUS REGISTER LIVE STATUS REGISTER ALERT MASK REGISTER READBACK SELECT REGISTER 80 SPS ADC CONVERSION CONTROL REGISTER THERMAL RESET ENABLE REGISTER COMMAND REGISTER SCRATCH OR SPARE REGISTER SILICON REVISION REGISTER OUTLINE DIMENSIONS ORDERING GUIDE