Datasheet LT3753 (Analog Devices) - 6
| Hersteller | Analog Devices |
| Beschreibung | Active Clamp Synchronous Forward Controller |
| Seiten / Seite | 36 / 6 — ELECTRICAL CHARACTERISTICS. The. denotes the specifications which apply … |
| Revision | B |
| Dateiformat / Größe | PDF / 1.7 Mb |
| Dokumentensprache | Englisch |
ELECTRICAL CHARACTERISTICS. The. denotes the specifications which apply over the full operating
Modelllinie für dieses Datenblatt
Textversion des Dokuments
LT3753
ELECTRICAL CHARACTERISTICS The
l
denotes the specifications which apply over the full operating temperature range, otherwise specifications are at TA = 25°C. VIN = 12V, UVLO_VSEC = 2.5V. PARAMETER CONDITIONS MIN TYP MAX UNITS
OUT (Fall) to SOUT (Rise): (tOS) CSOUT = 1nF, COUT = 3.3nF, INTVCC = 12V RTOS = 14.7k 52 68 84 ns RTOS = 44.2k (Note 12) 102 133 164 ns
OUT Driver (Main Power Switch Control)
OUT Rise Time COUT = 3.3nF, INTVCC = 12V (Note 5) 19 ns OUT Fall Time COUT = 3.3nF, INTVCC = 12V (Note 5) 20 ns OUT Low Level 0.1 V OUT High Level INTVCC = 12V 11.9 V OUT Low Level in Shutdown UVLO_VSEC = 0V, INTVCC = 8V, IOUT = 1mA Into 0.25 V the Pin OUT (Volt-Sec) Max Duty Cycle Clamp RT = 22.6k, RIVSEC = 51.1k, FB = 1V, SS1 = 2.7V DVSEC (1 • System Input (Min)) × 100 UVLO_VSEC = 1.25V 68.5 72.5 76.2 % DVSEC (2 • System Input (Min)) × 100 UVLO_VSEC = 2.50V 34.3 36.5 38.7 % DVSEC (4 • System Input (Min)) × 100 UVLO_VSEC = 5.00V 17.5 18.6 19.7 % OUT Minimum ON Time COUT = 3.3nF, INTVCC = 12V (Note 7) RTBLNK = 14.7k 325 ns RTBLNK = 73.2k (Note 14) 454 ns
SS1 Pin (Soft-Start: Frequency and DVSEC) (Soft-Stop: COMP Pin, Frequency and DVSEC)
SS1 Reset Threshold (VSS1(RTH)) 150 mV SS1 Active Threshold (VSS1(ACT)) (Allow Switching) 1.25 V SS1 Charge Current (Soft-Start) SS1 = 1.5V (Note 8) 7 11.5 16 µA SS1 Discharge Current (Soft-Stop) SS1 = 1V, UVLO_VSEC = VSYS_UV – 50mV 6.4 10.5 14.6 µA SS1 Discharge Current (Hard Stop) SS1 = 1V OC > OC Threshold 0.9 mA INTVCC < INTVCC UVLO(–) 0.9 mA OVLO > OVLO(+) 0.9 mA
SS2 Pin (Soft-Start: Comp Pin)
SS2 Discharge Current SS1 < VSS(ACT), SS2 = 2.5V 2.8 mA SS2 Charge Current SS1 > VSS(ACT), SS2 = 1.5V 11 21 28 µA
Note 1:
Stresses beyond those listed under Absolute Maximum Ratings
Note 5:
Rise and fall times are measured between 10% and 90% of gate may cause permanent damage to the device. Exposure to any Absolute driver supply voltage. Maximum Rating condition for extended periods may affect device
Note 6:
Guaranteed by design. reliability and lifetime.
Note 7:
ON times are measured between rising and falling edges at 50% of
Note 2:
The LT3753EFE is guaranteed to meet performance specifications gate driver supply voltage. from 0°C to 125°C junction temperature. Specifications over the –40°C
Note 8:
Current flows out of pin. to 125°C operating junction temperature range are assured by design, characterization and correlation with statistical process controls. The
Note 9:
Guaranteed by correlation to RTAS = 73.2k test. LT3753IFE is guaranteed to meet performance specifications from –40°C
Note 10:
tOA timing guaranteed by design based on correlation to to 125°C junction temperature. The LT3753HFE is guaranteed to meet measured tAO timing. performance specifications from –40°C to 150°C junction temperature.
Note 11:
Guaranteed by correlation to RTAO = 44.2k test. The LT3753MPFE is tested and guaranteed to meet performance
Note 12:
Guaranteed by correlation to RTOS = 14.7k test. specifications from –55°C to 150°C junction temperature.
Note 13:
A 2µs one-shot of 20µA from the UVLO_VSEC pin allows
Note 3:
For maximum operating ambient temperature, see the Thermal communication between ICs to begin shutdown (useful when stacking Calculations section in the Applications Information section. supplies for more power ( = inputs in parallel/outputs in series)). The
Note 4:
SYNC minimum and maximum thresholds are guaranteed by current is tested in a static test mode. The 2µs one-shot is guaranteed by SYNC frequency range test using a clock input with guard banded SYNC design. levels of 0.7V low level and 1.7V high level.
Note 14:
Guaranteed by correlation to RTBLNK = 14.7k test. Rev. B 6 For more information www.analog.com Document Outline Features Applications Typical Application Description Table of Contents Absolute Maximum Ratings Order Information Pin Configuration Electrical Characteristics Typical Performance Characteristics Pin Functions Block Diagram Timing Diagrams Operation Applications Information Package Description Revision History Typical Application Related Parts
ELECTRICAL CHARACTERISTICS The
l
denotes the specifications which apply over the full operating temperature range, otherwise specifications are at TA = 25°C. VIN = 12V, UVLO_VSEC = 2.5V. PARAMETER CONDITIONS MIN TYP MAX UNITS
OUT (Fall) to SOUT (Rise): (tOS) CSOUT = 1nF, COUT = 3.3nF, INTVCC = 12V RTOS = 14.7k 52 68 84 ns RTOS = 44.2k (Note 12) 102 133 164 ns
OUT Driver (Main Power Switch Control)
OUT Rise Time COUT = 3.3nF, INTVCC = 12V (Note 5) 19 ns OUT Fall Time COUT = 3.3nF, INTVCC = 12V (Note 5) 20 ns OUT Low Level 0.1 V OUT High Level INTVCC = 12V 11.9 V OUT Low Level in Shutdown UVLO_VSEC = 0V, INTVCC = 8V, IOUT = 1mA Into 0.25 V the Pin OUT (Volt-Sec) Max Duty Cycle Clamp RT = 22.6k, RIVSEC = 51.1k, FB = 1V, SS1 = 2.7V DVSEC (1 • System Input (Min)) × 100 UVLO_VSEC = 1.25V 68.5 72.5 76.2 % DVSEC (2 • System Input (Min)) × 100 UVLO_VSEC = 2.50V 34.3 36.5 38.7 % DVSEC (4 • System Input (Min)) × 100 UVLO_VSEC = 5.00V 17.5 18.6 19.7 % OUT Minimum ON Time COUT = 3.3nF, INTVCC = 12V (Note 7) RTBLNK = 14.7k 325 ns RTBLNK = 73.2k (Note 14) 454 ns
SS1 Pin (Soft-Start: Frequency and DVSEC) (Soft-Stop: COMP Pin, Frequency and DVSEC)
SS1 Reset Threshold (VSS1(RTH)) 150 mV SS1 Active Threshold (VSS1(ACT)) (Allow Switching) 1.25 V SS1 Charge Current (Soft-Start) SS1 = 1.5V (Note 8) 7 11.5 16 µA SS1 Discharge Current (Soft-Stop) SS1 = 1V, UVLO_VSEC = VSYS_UV – 50mV 6.4 10.5 14.6 µA SS1 Discharge Current (Hard Stop) SS1 = 1V OC > OC Threshold 0.9 mA INTVCC < INTVCC UVLO(–) 0.9 mA OVLO > OVLO(+) 0.9 mA
SS2 Pin (Soft-Start: Comp Pin)
SS2 Discharge Current SS1 < VSS(ACT), SS2 = 2.5V 2.8 mA SS2 Charge Current SS1 > VSS(ACT), SS2 = 1.5V 11 21 28 µA
Note 1:
Stresses beyond those listed under Absolute Maximum Ratings
Note 5:
Rise and fall times are measured between 10% and 90% of gate may cause permanent damage to the device. Exposure to any Absolute driver supply voltage. Maximum Rating condition for extended periods may affect device
Note 6:
Guaranteed by design. reliability and lifetime.
Note 7:
ON times are measured between rising and falling edges at 50% of
Note 2:
The LT3753EFE is guaranteed to meet performance specifications gate driver supply voltage. from 0°C to 125°C junction temperature. Specifications over the –40°C
Note 8:
Current flows out of pin. to 125°C operating junction temperature range are assured by design, characterization and correlation with statistical process controls. The
Note 9:
Guaranteed by correlation to RTAS = 73.2k test. LT3753IFE is guaranteed to meet performance specifications from –40°C
Note 10:
tOA timing guaranteed by design based on correlation to to 125°C junction temperature. The LT3753HFE is guaranteed to meet measured tAO timing. performance specifications from –40°C to 150°C junction temperature.
Note 11:
Guaranteed by correlation to RTAO = 44.2k test. The LT3753MPFE is tested and guaranteed to meet performance
Note 12:
Guaranteed by correlation to RTOS = 14.7k test. specifications from –55°C to 150°C junction temperature.
Note 13:
A 2µs one-shot of 20µA from the UVLO_VSEC pin allows
Note 3:
For maximum operating ambient temperature, see the Thermal communication between ICs to begin shutdown (useful when stacking Calculations section in the Applications Information section. supplies for more power ( = inputs in parallel/outputs in series)). The
Note 4:
SYNC minimum and maximum thresholds are guaranteed by current is tested in a static test mode. The 2µs one-shot is guaranteed by SYNC frequency range test using a clock input with guard banded SYNC design. levels of 0.7V low level and 1.7V high level.
Note 14:
Guaranteed by correlation to RTBLNK = 14.7k test. Rev. B 6 For more information www.analog.com Document Outline Features Applications Typical Application Description Table of Contents Absolute Maximum Ratings Order Information Pin Configuration Electrical Characteristics Typical Performance Characteristics Pin Functions Block Diagram Timing Diagrams Operation Applications Information Package Description Revision History Typical Application Related Parts