Datasheet TPD7106F (Toshiba) - 3

HerstellerToshiba
BeschreibungIntelligent Power Device Silicon Power MOS Integrated Circuit
Seiten / Seite22 / 3 — TPD7106F. 5. Pin Assignments (top view). Figure 5.1 Pin Assignments. 6. …
Dateiformat / GrößePDF / 637 Kb
DokumentenspracheEnglisch

TPD7106F. 5. Pin Assignments (top view). Figure 5.1 Pin Assignments. 6. Pin Description. Table 6.1 Pin Description. Pin No. Symbol

TPD7106F 5 Pin Assignments (top view) Figure 5.1 Pin Assignments 6 Pin Description Table 6.1 Pin Description Pin No Symbol

Modelllinie für dieses Datenblatt

Textversion des Dokuments

TPD7106F 5. Pin Assignments (top view)
CP1- 1 16 CP2- TEST 2 15 N.C. CP1 3 14 CP2 VDD 4 13 CPV STBY 5 12 OUT1 IN1 6 11 OUT2 IN2 7 10 DIAG GND1 8 9 GND2
Figure 5.1 Pin Assignments 6. Pin Description Table 6.1 Pin Description Pin No Symbol Description
1 CP1- The terminal for charge pump capacitor connection. The terminal for and internal circuit test. Normal operation = connect to 2 TEST Ground. 3 CP1 The terminal for charge pump capacitor connection. 4 VDD Power supply pin. 5 STBY Standby mode control pin. 6 IN1 Input pin. Built in pull down resistor.(for Normal operation) 7 IN2 Input pin. Built in pull down resistor.(for rapid off) 8 GND1 Ground pin. 9 GND2 Ground pin. 10 DIAG Diagnostic output (Open drain). 11 OUT2 Output pin for an external N channel power MOSFET drive( for rapid off) Output pin for an external N channel power MOSFET drive( for Normal 12 OUT1 switching) 13 CPV Output of charge pump voltage. 14 CP2 The terminal for charge pump capacitor connection. 15 N.C No-Connect pin. 16 CP2- The terminal for charge pump capacitor connection. © 2 019 3 2020-01-16 Toshiba Electronic Devices & Storage Corporation