Datasheet 8V97003 (IDT) - 4

link to page 40 link to page 42 link to page 43 link to page 44 link to page 46 link to page 47 link to page 48 link to page 49 link to page 51 link to page 52 link to page 53 link to page 55 link to page 56 link to page 56 link to page 56 link to page 58 link to page 59 link to page 59 link to page 59 link to page 59 link to page 61 link to page 61 link to page 62 link to page 62 link to page 63 8V97003 Datasheet Feedback Divider Control Registers ... 40 Phase Adjustments Control Registers .. 42 DSM Control Registers ... 43 Calibration Control Registers .. 44 Band Select Clock Divider Control Registers.. 46 Lock Detect Control Registers .. 47 Power Down Control Registers... 48 Input Control Registers ... 49 Charge Pump Control Registers ... 51 Re-Sync Control Registers.. 52 Output Control Registers... 53 Status Registers.. 55 Applications Information ... 56 Loop Filter Calculations... 56 2nd Order Loop Filter .. 56 3rd Order Loop Filter ... 58 Recommendations for Unused Input and Output Pins.. 59 Inputs... 59 Outputs.. 59 Schematic Example .. 59 Power Considerations .. 61 Package Outline Drawings ... 61 Marking Diagram ... 62 Ordering Information .. 62 Revision History ... 63 ©2020 Renesas Electronics Corporation 4 January 20, 2020 Document Outline Description Typical Applications Features Simplified Block Diagram Block Diagram Contents List of Figures List of Tables Pin Assignments Pin Descriptions Absolute Maximum Ratings Recommended Operating Conditions Thermal Characteristics and Reliability Information DC Electrical Characteristics AC Electrical Characteristics Typical Performance Characteristics Theory of Operation Synthesizer Programming Reference Input Stage Input Reference Divider (R) Reference Doubler Reference Multiplier (MULT) Feedback Divider Phase and Frequency Detector (PFD) and Charge Pump PFD Frequency External Loop Filter Charge Pump High-Impedance Integrated Low Noise VCO Output Clock Distribution and Optional Output Doubler Output Matching Band Selection Disable Phase Adjust RF Output Power Output Phase Synchronization Power-Down Mode Default Power-Up Conditions VCO Calibration 3- or 4-Wire SPI Interface Description 3/4-Wire Mode Active Clock Edge Reset Least Significant Bit Position Addressing Read Operation Mirrored Register Bits Double-Buffered Registers Operation Protocols Register Map Register Block Descriptions Preface Registers Feedback Divider Control Registers Phase Adjustments Control Registers DSM Control Registers Calibration Control Registers Band Select Clock Divider Control Registers Lock Detect Control Registers Power Down Control Registers Input Control Registers Charge Pump Control Registers Re-Sync Control Registers Output Control Registers Status Registers Applications Information Loop Filter Calculations Recommendations for Unused Input and Output Pins Schematic Example Power Considerations Package Outline Drawings Marking Diagram Ordering Information Revision History