Datasheet AD73311L (Analog Devices) - 2

HerstellerAnalog Devices
Beschreibunga Low Cost, Low Power CMOS General Purpose Analog Front End
Seiten / Seite36 / 2 — AD73311L–SPECIFICATIONS1 (AVDD = DVDD = 2.7 V to 3.3 V; DGND = AGND = 0 …
RevisionA
Dateiformat / GrößePDF / 391 Kb
DokumentenspracheEnglisch

AD73311L–SPECIFICATIONS1 (AVDD = DVDD = 2.7 V to 3.3 V; DGND = AGND = 0 V, fDMCLK = 16.384 MHz,

AD73311L–SPECIFICATIONS1 (AVDD = DVDD = 2.7 V to 3.3 V; DGND = AGND = 0 V, fDMCLK = 16.384 MHz,

Modelllinie für dieses Datenblatt

Textversion des Dokuments

AD73311L–SPECIFICATIONS1 (AVDD = DVDD = 2.7 V to 3.3 V; DGND = AGND = 0 V, fDMCLK = 16.384 MHz, FS = 8 kHz; TA = TMIN to TMAX, unless otherwise noted.) AD73311LA Parameter Min Typ Max Unit Test Conditions/Comments
REFERENCE REFCAP Absolute Voltage, VREFCAP 1.08 1.2 1.32 V REFCAP TC 50 ppm/°C 0.1 µF Capacitor Required from REFOUT REFCAP to AGND2 Typical Output Impedance 145 Ω Absolute Voltage, VREFOUT 1.08 1.2 1.32 V Unloaded Minimum Load Resistance 1 kΩ Maximum Load Capacitance 100 pF ADC SPECIFICATIONS Maximum Input Range at VIN2, 3 1.578 V p-p Measured Differentially –2.85 dBm Max Input = (1.578/1.2) × VREFCAP Nominal Reference Level at VIN 1.0954 V p-p Measured Differentially (0 dBm0) –6.02 dBm Absolute Gain PGA = 0 dB –2.2 –0.6 +1.0 dB 1.0 kHz, 0 dBm0 PGA = 38 dB –1.0 dB 1.0 kHz, 0 dBm0 Gain Tracking Error ±0.1 dB 1.0 kHz, +3 dBm0 to –50 dBm0 Signal to (Noise + Distortion) Refer to Figure 5a PGA = 0 dB 71 76 dB 300 Hz to 3400 Hz 70 74 dB 0 Hz to fSAMP/2 72 dB 300 Hz to 3400 Hz; fSAMP = 64 kHz 56 dB 0 Hz to fSAMP/2; fSAMP = 64 kHz PGA = 38 dB 60 dB 300 Hz to 3.4 kHz 59 dB 0 Hz to fSAMP/2 Total Harmonic Distortion PGA = 0 dB –85 –75 dB 300 Hz to 3.4 kHz PGA = 38 dB –85 dB 300 Hz to 3.4 kHz Intermodulation Distortion –82 dB PGA = 0 dB Idle Channel Noise –76 dBm0 PGA = 0 dB Crosstalk –100 dB ADC Input Signal Level: 1.0 kHz, 0 dBm0 DAC Input at Idle DC Offset –20 +2 +25 mV PGA = 0 dB Power Supply Rejection –84 dB Input Signal Level at AVDD and DVDD Pins 1.0 kHz, 100 mV p-p Sine Wave Group Delay4, 5 25 µs 64 kHz Output Sample Rate Input Resistance at VIN2, 4 45 kΩ6 DMCLK = 16.384 MHz DAC SPECIFICATIONS Maximum Voltage Output Swing2 Single-Ended 1.578 V p-p PGA = 6 dB –2.85 dBm Max Output = (1.578/1.2) × VREFCAP Differential 3.156 V p-p PGA = 6 dB 3.17 dBm Max Output = 2 × ((1.578/1.2) × VREFCAP Nominal Voltage Output Swing (0 dBm0) Single-Ended 1.0954 V p-p PGA = 6 dB –6.02 dBm Differential 2.1909 V p-p PGA = 6 dB 0 dBm Output Bias Voltage4 1.08 1.2 1.32 V REFOUT Unloaded Absolute Gain –1.8 –0.7 +0.4 dB 1.0 kHz, 0 dBm0 Gain Tracking Error ±0.1 dB 1.0 kHz, +3 dBm0 to –50 dBm0 Signal to (Noise + Distortion) Refer to Figure 5b PGA = 0 dB 70 77 dB 300 Hz to 3.4 kHz Frequency Range 76 dB 300 Hz to 3400 Hz; fSAMP = 64 kHz PGA = 6 dB 77 dB 300 Hz to 3.4 kHz Frequency Range 77 dB 300 Hz to 3400 Hz; fSAMP = 64 kHz Total Harmonic Distortion PGA = 0 dB –80 –70 dB PGA = 6 dB –80 dB Intermodulation Distortion –76 dB PGA = 0 dB Idle Channel Noise –82 dBm0 PGA = 0 dB Crosstalk –100 dB ADC Input Signal Level: AGND; DAC Output Signal Level: 1.0 kHz, 0 dBm0 –2– REV. A