Datasheet CMX655D (CML Microcircuits) - 2
| Hersteller | CML Microcircuits |
| Beschreibung | Ultra Low Power Voice Codec |
| Seiten / Seite | 64 / 2 — Contents. Brief Description ... 1. Block Diagram .. 5. Pin List .. 6. … |
| Revision | 4 |
| Dateiformat / Größe | PDF / 3.3 Mb |
| Dokumentensprache | Englisch |
Contents. Brief Description ... 1. Block Diagram .. 5. Pin List .. 6. External Components ... 9. General Description .. 13
Modelllinie für dieses Datenblatt
Textversion des Dokuments
link to page 1 link to page 5 link to page 5 link to page 6 link to page 6 link to page 9 link to page 9 link to page 9 link to page 10 link to page 11 link to page 12 link to page 13 link to page 13 link to page 13 link to page 13 link to page 13 link to page 13 link to page 13 link to page 14 link to page 14 link to page 14 link to page 15 link to page 16 link to page 16 link to page 18 link to page 18 link to page 18 link to page 18 link to page 18 link to page 18 link to page 18 link to page 19 link to page 19 link to page 19 link to page 22 link to page 23 link to page 24 link to page 25 link to page 27 link to page 28 link to page 30 link to page 30 link to page 31 link to page 31 link to page 32 link to page 35 link to page 35 link to page 35 link to page 36 link to page 37 link to page 38 link to page 39 link to page 39 link to page 40 link to page 40 link to page 41 link to page 43 link to page 43 link to page 43 Ultra-Low Power Voice Codec CMX655D
Contents
Section Page
1 Brief Description ... 1 2 Block Diagram .. 5
2.1 CMX655D ... 5
3 Pin List .. 6
3.1 CMX655D ... 6
4 External Components ... 9
4.1 CMX655D ... 9 4.1.1 Power Supply and Pin Decoupling ... 9 4.1.2 SPI .. 10 4.1.3 TWI .. 11 4.1.4 Speaker and Microphone .. 12
5 General Description .. 13
5.1 Power Management .. 13 5.1.1 External Supplies ... 13 5.1.2 Regulated Supplies .. 13 5.2 Device Reset .. 13 5.2.1 Power-On-Reset .. 13 5.2.2 Reset Pin .. 13 5.3 Main Clock ... 14 5.3.1 Clock Frequency .. 14 5.3.2 Clock Generation ... 14 5.3.3 PLL ... 15 5.3.4 Low Power Oscillator ... 16 5.3.5 Clock Control Registers .. 16 5.4 Microphone Interface ... 18 5.4.1 Digital Microphone Interface .. 18 5.5 Class-D Amplifier ... 18 5.5.1 Audio Outputs ... 18 5.5.2 Overload Current Protection ... 18 5.5.3 Thermal Protection.. 18 5.5.4 Clipping Detection ... 18 5.6 Audio Signal Processing ... 19 5.6.1 Record Level Control ... 19 5.6.2 Noise Gate ... 19 5.6.3 Record Level Detection ... 22 5.6.4 Playback Preamplifier Gain .. 23 5.6.5 Playback Volume Control .. 24 5.6.6 Automatic Level Control .. 25 5.6.7 Digital Sidetone ... 27 5.6.8 Voice Filters ... 28 5.6.9 Channel Multiplexing .. 30 5.6.10 Click-and-Pop Reduction ... 30 5.7 Control Interface ... 31 5.7.1 SPI Slave .. 31 5.7.2 TWI Slave ... 32 5.8 Serial Audio Interface .. 35 5.8.1 I2S Mode ... 35 5.8.2 Left-Justified Mode.. 35 5.8.3 PCM Mode ... 36 5.8.4 Audio Companding .. 37 5.8.5 Serial Audio Interface Registers .. 38 5.9 Interrupt Status and IRQN Pin ... 39 5.9.1 Interrupt Registers .. 39 5.10 System Control .. 40 5.10.1 System Control Registers ... 40 5. 11 Register Address Map ... 41
6 Application Notes ... 43
6.1 Programming Examples ... 43 6.1.1 Start-up ... 43 2019 CML Microsystems Plc 2 D/655/4 Document Outline Datasheet Front Page 1 Brief Description 2 Block Diagram 2.1 CMX655D 3 Pin List 3.1 CMX655D 4 External Components 4.1 CMX655D 4.1.1 Power Supply and Pin Decoupling 4.1.2 SPI 4.1.3 TWI 4.1.4 Speaker and Microphone 5 General Description 5.1 Power Management 5.1.1 External Supplies 5.1.2 Regulated Supplies 5.2 Device Reset 5.2.1 Power-On-Reset 5.2.2 Reset Pin 5.3 Main Clock 5.3.1 Clock Frequency 5.3.2 Clock Generation 5.3.3 PLL 5.3.4 Low Power Oscillator 5.3.5 Clock Control Registers 5.3.5.1 CLKCTRL ($03) 5.3.5.2 RDIVHI ($04) 5.3.5.3 RDIVLO ($05) 5.3.5.4 NDIVHI ($06) 5.3.5.5 NDIVLO ($07) 5.3.5.6 PLLCTRL ($08) 5.4 Microphone Interface 5.4.1 Digital Microphone Interface 5.5 Class-D Amplifier 5.5.1 Audio Outputs 5.5.2 Overload Current Protection 5.5.3 Thermal Protection 5.5.4 Clipping Detection 5.6 Audio Signal Processing 5.6.1 Record Level Control 5.6.1.1 Record Level Control Register 5.6.2 Noise Gate 5.6.2.1 Noise Gate Registers 5.6.3 Record Level Detection 5.6.3.1 Record Level Detection Registers 5.6.4 Playback Preamplifier Gain 5.6.4.1 Playback Preamplifier Gain Register 5.6.5 Playback Volume Control 5.6.5.1 Playback Volume Register 5.6.6 Automatic Level Control 5.6.6.1 ALC Registers 5.6.7 Digital Sidetone 5.6.7.1 Digital Sidetone Register 5.6.8 Voice Filters 5.6.8.1 Low Pass Filter 5.6.8.2 DC Blocking Filter 5.6.8.3 High Pass Filter 5.6.8.4 Voice Filters Registers 5.6.9 Channel Multiplexing 5.6.10 Click-and-Pop Reduction 5.6.10.1 Click-and-Pop Reduction Register 5.7 Control Interface 5.7.1 SPI Slave 5.7.2 TWI Slave 5.8 Serial Audio Interface 5.8.1 I2S Mode 5.8.2 Left-Justified Mode 5.8.3 PCM Mode 5.8.4 Audio Companding 5.8.5 Serial Audio Interface Registers 5.9 Interrupt Status and IRQN Pin 5.9.1 Interrupt Registers 5.10 System Control 5.10.1 System Control Registers 5.11 Register Address Map 6 Application Notes 6.1 Programming Examples 6.1.1 Start-up 6.1.2 Configuration 6.1.3 Enable Audio Channels 6.1.4 Shutdown 7 Performance Specification 7.1 Electrical Performance 7.1.1 Absolute Maximum Ratings 7.1.2 Operating Limits 7.1.3 Operating Characteristics 7.1.3.1 DC Parameters 7.1.3.2 AC Parameters 7.1.3.3 SPI 7.1.3.4 TWI 7.1.3.5 SAI 7.1.3.6 Digital Microphone Interface 7.2 Typical Performance Characteristics 7.2.1 THD+N vs. Level performance 7.2.2 THD+N vs. Frequency performance 7.2.3 Class D Amplifier Efficiency 7.2.4 Filter Performance Speaker Channel 7.2.5 Filter Performance Microphone Channel 7.3 Packaging 7.3.1 CMX655D End of Document cmlmicro.com CMX655D - Ultra-low Power Voice Codec - CML Micro
Contents
Section Page
1 Brief Description ... 1 2 Block Diagram .. 5
2.1 CMX655D ... 5
3 Pin List .. 6
3.1 CMX655D ... 6
4 External Components ... 9
4.1 CMX655D ... 9 4.1.1 Power Supply and Pin Decoupling ... 9 4.1.2 SPI .. 10 4.1.3 TWI .. 11 4.1.4 Speaker and Microphone .. 12
5 General Description .. 13
5.1 Power Management .. 13 5.1.1 External Supplies ... 13 5.1.2 Regulated Supplies .. 13 5.2 Device Reset .. 13 5.2.1 Power-On-Reset .. 13 5.2.2 Reset Pin .. 13 5.3 Main Clock ... 14 5.3.1 Clock Frequency .. 14 5.3.2 Clock Generation ... 14 5.3.3 PLL ... 15 5.3.4 Low Power Oscillator ... 16 5.3.5 Clock Control Registers .. 16 5.4 Microphone Interface ... 18 5.4.1 Digital Microphone Interface .. 18 5.5 Class-D Amplifier ... 18 5.5.1 Audio Outputs ... 18 5.5.2 Overload Current Protection ... 18 5.5.3 Thermal Protection.. 18 5.5.4 Clipping Detection ... 18 5.6 Audio Signal Processing ... 19 5.6.1 Record Level Control ... 19 5.6.2 Noise Gate ... 19 5.6.3 Record Level Detection ... 22 5.6.4 Playback Preamplifier Gain .. 23 5.6.5 Playback Volume Control .. 24 5.6.6 Automatic Level Control .. 25 5.6.7 Digital Sidetone ... 27 5.6.8 Voice Filters ... 28 5.6.9 Channel Multiplexing .. 30 5.6.10 Click-and-Pop Reduction ... 30 5.7 Control Interface ... 31 5.7.1 SPI Slave .. 31 5.7.2 TWI Slave ... 32 5.8 Serial Audio Interface .. 35 5.8.1 I2S Mode ... 35 5.8.2 Left-Justified Mode.. 35 5.8.3 PCM Mode ... 36 5.8.4 Audio Companding .. 37 5.8.5 Serial Audio Interface Registers .. 38 5.9 Interrupt Status and IRQN Pin ... 39 5.9.1 Interrupt Registers .. 39 5.10 System Control .. 40 5.10.1 System Control Registers ... 40 5. 11 Register Address Map ... 41
6 Application Notes ... 43
6.1 Programming Examples ... 43 6.1.1 Start-up ... 43 2019 CML Microsystems Plc 2 D/655/4 Document Outline Datasheet Front Page 1 Brief Description 2 Block Diagram 2.1 CMX655D 3 Pin List 3.1 CMX655D 4 External Components 4.1 CMX655D 4.1.1 Power Supply and Pin Decoupling 4.1.2 SPI 4.1.3 TWI 4.1.4 Speaker and Microphone 5 General Description 5.1 Power Management 5.1.1 External Supplies 5.1.2 Regulated Supplies 5.2 Device Reset 5.2.1 Power-On-Reset 5.2.2 Reset Pin 5.3 Main Clock 5.3.1 Clock Frequency 5.3.2 Clock Generation 5.3.3 PLL 5.3.4 Low Power Oscillator 5.3.5 Clock Control Registers 5.3.5.1 CLKCTRL ($03) 5.3.5.2 RDIVHI ($04) 5.3.5.3 RDIVLO ($05) 5.3.5.4 NDIVHI ($06) 5.3.5.5 NDIVLO ($07) 5.3.5.6 PLLCTRL ($08) 5.4 Microphone Interface 5.4.1 Digital Microphone Interface 5.5 Class-D Amplifier 5.5.1 Audio Outputs 5.5.2 Overload Current Protection 5.5.3 Thermal Protection 5.5.4 Clipping Detection 5.6 Audio Signal Processing 5.6.1 Record Level Control 5.6.1.1 Record Level Control Register 5.6.2 Noise Gate 5.6.2.1 Noise Gate Registers 5.6.3 Record Level Detection 5.6.3.1 Record Level Detection Registers 5.6.4 Playback Preamplifier Gain 5.6.4.1 Playback Preamplifier Gain Register 5.6.5 Playback Volume Control 5.6.5.1 Playback Volume Register 5.6.6 Automatic Level Control 5.6.6.1 ALC Registers 5.6.7 Digital Sidetone 5.6.7.1 Digital Sidetone Register 5.6.8 Voice Filters 5.6.8.1 Low Pass Filter 5.6.8.2 DC Blocking Filter 5.6.8.3 High Pass Filter 5.6.8.4 Voice Filters Registers 5.6.9 Channel Multiplexing 5.6.10 Click-and-Pop Reduction 5.6.10.1 Click-and-Pop Reduction Register 5.7 Control Interface 5.7.1 SPI Slave 5.7.2 TWI Slave 5.8 Serial Audio Interface 5.8.1 I2S Mode 5.8.2 Left-Justified Mode 5.8.3 PCM Mode 5.8.4 Audio Companding 5.8.5 Serial Audio Interface Registers 5.9 Interrupt Status and IRQN Pin 5.9.1 Interrupt Registers 5.10 System Control 5.10.1 System Control Registers 5.11 Register Address Map 6 Application Notes 6.1 Programming Examples 6.1.1 Start-up 6.1.2 Configuration 6.1.3 Enable Audio Channels 6.1.4 Shutdown 7 Performance Specification 7.1 Electrical Performance 7.1.1 Absolute Maximum Ratings 7.1.2 Operating Limits 7.1.3 Operating Characteristics 7.1.3.1 DC Parameters 7.1.3.2 AC Parameters 7.1.3.3 SPI 7.1.3.4 TWI 7.1.3.5 SAI 7.1.3.6 Digital Microphone Interface 7.2 Typical Performance Characteristics 7.2.1 THD+N vs. Level performance 7.2.2 THD+N vs. Frequency performance 7.2.3 Class D Amplifier Efficiency 7.2.4 Filter Performance Speaker Channel 7.2.5 Filter Performance Microphone Channel 7.3 Packaging 7.3.1 CMX655D End of Document cmlmicro.com CMX655D - Ultra-low Power Voice Codec - CML Micro