Datasheet ADXL375-EP (Analog Devices)

3-Axis, ±200 g Digital MEMS Accelerometer Enhanced Product ADXL375-EP FEATURES GENERAL DESCRIPTION Low power: as low as 35 µA in measurement mode and
The ADXL375-EP is a small, thin, 3-axis accelerometer that
0.1 µA in standby mode at VS = 2.5 V
provides low power consumption and high resolution
Power consumption scales automatically with bandwidth
measurement up to ±200 g. The digital output data is formatted
Embedded, 32-level FIFO buffer minimizes processor load
as 16-bit, twos complement data and is accessible through a
−3 dB bandwidth of up to 1.6 kHz
serial peripheral interface (SPI) (3- or 4-wire) or I2C digital
Bandwidth selectable via serial command
interface.
Shock event detection
An integrated memory management system with a 32-level first in,
Activity/inactivity monitoring
first out (FIFO) buffer can be used to store data to minimize host
Supply voltage range: 2.0 V to 3.6 V
processor activity and lower overall system power consumption.
I/O voltage range: 1.7 V to VS SPI (3- or 4-wire) and I2C digital interfaces
Low power modes enable intelligent motion-based power
10,000 g shock survival
management with threshold sensing and active acceleration
Pb free/RoHS compliant
measurement at extremely low power dissipation.
Small and thin: 3 mm × 5 mm × 1 mm LGA package
The ADXL375-EP is supplied in a small, thin, 3 mm × 5 mm ×
ENHANCED PRODUCT FEATURES
1 mm, 14-terminal land grid array (LGA).
Supports defense and aerospace applications (AQEC standard)
Additional application and technical information can be found
Extended industrial temperature range: −55°C to +105°C
in the ADXL375 data sheet.
Controlled manufacturing baseline 1 assembly/test site 1 fabrication site Product change notification Qualification data available on request APPLICATIONS Concussion and head trauma detection High force event detection FUNCTIONAL BLOCK DIAGRAM VS VDD I/O ADXL375-EP POWER MANAGEMENT CONTROL INT1 SENSE ADC AND ELECTRONICS DIGITAL INTERRUPT 3-AXIS FILTER LOGIC INT2 SENSOR SDA/SDI/SDIO 32-LEVEL SERIAL I/O FIFO SDO/ALT ADDRESS SCL/SCLK
001
GND CS
16865- Figure 1.
Rev. 0 Document Feedback Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Tel: 781.329.4700 ©2018 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. Technical Support www.analog.com
Document Outline Features Enhanced Product Features Applications General Description Functional Block Diagram Revision History Specifications Absolute Maximum Ratings Thermal Resistance ESD Caution Pin Configuration and Function Descriptions Typical Performance Characteristics Outline Dimensions Ordering Guide