Datasheet AD9670 (Analog Devices) - 2

link to page 1 link to page 1 link to page 1 link to page 2 link to page 3 link to page 4 link to page 4 link to page 7 link to page 8 link to page 9 link to page 11 link to page 11 link to page 11 link to page 12 link to page 15 link to page 15 link to page 19 link to page 20 link to page 20 link to page 33 link to page 33 link to page 35 link to page 35 link to page 36 link to page 37 link to page 38 link to page 38 link to page 39 link to page 39 link to page 41 link to page 41 link to page 41 link to page 41 link to page 41 link to page 41 link to page 51 link to page 52 link to page 52
AD9670 Data Sheet TABLE OF CONTENTS
Features .. 1  CW Doppler Operation ... 33  Applications ... 1  Digital Demodulator/Decimator .. 35  General Description ... 1  Vector Profile .. 35  Revision History ... 2  RF Decimator .. 36  Functional Block Diagram .. 3  Baseband Demodulator and Decimator.. 37  Specifications ... 4  Digital Test Waveforms .. 38  AC Specifications .. 4  Digital Block Power Saving Scheme .. 38  Digital Specifications ... 7  Serial Port Interface (SPI) .. 39  Switching Specifications .. 8  Hardware Interface ... 39  Timing Diagrams .. 9  Memory Map .. 41  Absolute Maximum Ratings .. 11  Reading the Memory Map Table .. 41  Thermal Impedance ... 11  Reserved Locations .. 41  ESD Caution .. 11  Default Values ... 41  Pin Configuration and Function Descriptions ... 12  Logic Levels ... 41  Typical Performance Characteristics ... 15  Recommended Startup Sequence .. 41  TGC Mode Characteristics ... 15  Memory Map Register Descriptions .. 51  CW Doppler Mode Characteristics ... 19  Outline Dimensions ... 52  Theory of Operation .. 20  Ordering Guide .. 52  TGC Operation ... 20  Analog Test Signal Generation ... 33 
REVISION HISTORY 2/16—Revision A: Initial Version
Rev. A | Page 2 of 52 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION TABLE OF CONTENTS REVISION HISTORY FUNCTIONAL BLOCK DIAGRAM SPECIFICATIONS AC SPECIFICATIONS DIGITAL SPECIFICATIONS SWITCHING SPECIFICATIONS TIMING DIAGRAMS ADC Timing Diagram CW Timing Diagrams ABSOLUTE MAXIMUM RATINGS THERMAL IMPEDANCE ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS TGC MODE CHARACTERISTICS CW DOPPLER MODE CHARACTERISTICS THEORY OF OPERATION TGC OPERATION Low Noise Amplifier (LNA) Active Impedance Matching LNA Noise CLNA Connection DC Offset Correction/High-Pass Filter Variable Gain Amplifier (VGA) Gain Control VGA Noise Antialiasing Filter Antialiasing Filter/VGA Test Mode ADC Clock Input Considerations Clock Duty Cycle Considerations Clock Jitter Considerations Power Dissipation and Power-Down Mode Power and Ground Connection Recommendations Advanced Power Control Digital Outputs and Timing Output Zero Stuffing SDIO Pin SCLK Pin CSB Pin RBIAS Pin VREF Pin General-Purpose Output Pins Chip Address Pins ANALOG TEST SIGNAL GENERATION CW DOPPLER OPERATION Quadrature Generation I/Q Demodulator and Phase Shifter DIGITAL DEMODULATOR/DECIMATOR VECTOR PROFILE RF DECIMATOR DC Offset Calibration Multiband Antialiasing Filter and Decimate by 2 High-Pass Filter BASEBAND DEMODULATOR AND DECIMATOR Numerically Controlled Oscillator Decimation Filter Coefficient Memory DIGITAL TEST WAVEFORMS Waveform Generator Channel ID and Ramp Generator Filter Coefficients DIGITAL BLOCK POWER SAVING SCHEME SERIAL PORT INTERFACE (SPI) HARDWARE INTERFACE MEMORY MAP READING THE MEMORY MAP TABLE RESERVED LOCATIONS DEFAULT VALUES LOGIC LEVELS RECOMMENDED STARTUP SEQUENCE MEMORY MAP REGISTER DESCRIPTIONS Transfer (Register 0x0FF) Profile Index and Manual TX_TRIG (Register 0x10C) OUTLINE DIMENSIONS ORDERING GUIDE