Datasheet ADuM4137 (Analog Devices) - 10

HerstellerAnalog Devices
BeschreibungHigh Voltage, Isolated IGBT Gate Driver with Fault Detection
Seiten / Seite28 / 10 — ADuM4137. Data Sheet. DIN V VDE V 0884-10 (VDE V 0884-10) INSULATION …
Dateiformat / GrößePDF / 673 Kb
DokumentenspracheEnglisch

ADuM4137. Data Sheet. DIN V VDE V 0884-10 (VDE V 0884-10) INSULATION CHARACTERISTICS

ADuM4137 Data Sheet DIN V VDE V 0884-10 (VDE V 0884-10) INSULATION CHARACTERISTICS

Modelllinie für dieses Datenblatt

Textversion des Dokuments

link to page 10
ADuM4137 Data Sheet DIN V VDE V 0884-10 (VDE V 0884-10) INSULATION CHARACTERISTICS
These isolators are suitable for reinforced isolation only within the safety limit data. Maintenance of the safety data is ensured by protective circuits. The asterisk (*) marking on the package denotes DIN V VDE V 0884-10 approval for a 560 VPEAK working voltage.
Table 6. VDE Characteristics Description Test Conditions/Comments Symbol Characteristic Unit
Installation Classification per IEC 60664-1 For Rated Mains Voltage ≤ 150 V rms I to IV For Rated Mains Voltage ≤ 300 V rms I to IV For Rated Mains Voltage ≤ 600 V rms I to IV Climatic Classification 40/125/21 Pollution Degree per DIN VDE 0110, Table 1 2 Maximum Working Insulation Voltage VIORM 849 VPEAK Input to Output Test Voltage, Method B1 VIORM × 1.875 = Vpd(m), 100% production test, Vpd(m) 1592 VPEAK tini = tm = 1 sec, partial discharge < 5 pC Input to Output Test Voltage, Method A VIORM × 1.5 = Vpd(m), tini = 60 sec, tm = 10 sec, Vpd(m) partial discharge < 5 pC After Environmental Tests Subgroup 1 1274 VPEAK After Input and/or Safety Test VIORM × 1.2 = Vpd(m), tini = 60 sec, tm = 10 sec, 1019 VPEAK Subgroup 2 and Subgroup 3 partial discharge < 5 pC Highest Allowable Overvoltage VIOTM 8000 VPEAK Impulse 1.2 µs rise time, 50 µs, 50% fall time in air to the VIMPULSE 8000 VPEAK preferred sequence Surge Isolation Voltage Basic VPEAK = 12.8 kV, 1.2 µs rise time, 50 µs, 50% fall time VIOSM 9800 VPEAK Surge Isolation Voltage Reinforced VPEAK = 12.8 kV, 1.2 µs rise time, 50 µs, 50% fall time VIOSM 8000 VPEAK Safety Limiting Values Maximum value allowed in the event of a failure (see Figure 3) Maximum Junction Temperature TS 150 °C Total Power Dissipation at TA = 25°C PS 2.0 W Insulation Resistance at TS Voltage between the input and output (VIO) = 500 V RS >109 Ω
2.5 RECOMMENDED OPERATING CONDITIONS ) Table 7. (W 2.0 Parameter Value DD1 V , P
Operating Temperature Range (TJ) −40°C to +150°C
R 1.5
Supply Voltages
OWE
V 1 DD1 4.5 V to 25 V
G P
V 2 12 V to 25 V
TIN 1.0
DD2
A PER
1 Referenced to GND1. 2
E O
Referenced to GND2.
F 0.5 SA 0 0 50 100 150 200
003
AMBIENT TEMPERATURE (°C)
17037- Figure 3. Thermal Derating Curve, Dependence of Safety Limiting Values on Ambient Temperature, per DIN V VDE V 0884-10 Rev. 0 | Page 10 of 28 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION TABLE OF CONTENTS REVISION HISTORY FUNCTIONAL BLOCK DIAGRAM SPECIFICATIONS ELECTRICAL CHARACTERISTICS SPI TIMING SPECIFICATIONS SPI Timing Diagram PACKAGE CHARACTERISTICS REGULATORY INFORMATION INSULATION AND SAFETY RELATED SPECIFICATIONS DIN V VDE V 0884-10 (VDE V 0884-10) INSULATION CHARACTERISTICS RECOMMENDED OPERATING CONDITIONS ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS THEORY OF OPERATION APPLICATIONS INFORMATION PCB LAYOUT SPI AND EEPROM OPERATION SPI Programming USER REGISTER MAP USER REGISTER BITS OFFSET_2[5:0] Bits GAIN_2[5:0] Bits OFFSET_1[5:0] Bits GAIN_1[5:0] Bits CONFIGURATION REGISTER BITS OT_FAULT_OP Bit OT_FAULT_SEL Bit OC_TIME_OP Bit OC_2LEV_OP Bit LOW_T_OP Bit OC_BLANK_OP Bit tBLANK[3:0] Bits ECC_OFF_OP Bit T_RAMP_OP Bit PWM_OSC CONTROL REGISTER BITS ECC2_DBL_ERR Bit ECC2_SNG_ERR Bit ECC1_DBL_ERR Bit ECC1_SNG_ERR Bit PROG_BUSY Bit SIM_TRIM Bit SPI SAFETY PROPAGATION DELAY RELATED PARAMETERS PROTECTION FEATURES Primary Side UVLO Fault Reporting Overcurrent Detection High Speed, Two-Level Turn Off Miller Clamp Thermal Shutdown ASC Pin Functionality Isolated Temperature Sensor Low Temperature Operation Mode FAULTB Pin DRIVER_FAULTB Pin UVLO_FAULTB Pin VDD2 UVLO Fault UVLO_FAULTB Fault, Gate Low Dead Time Control DRIVER_FAULTB Fault, Dead Time Fault Power Dissipation INSULATION LIFETIME DC CORRECTNESS AND MAGNETIC FIELD IMMUNITY TYPICAL APPLICATION CIRCUIT OUTLINE DIMENSIONS ORDERING GUIDE AUTOMOTIVE PRODUCTS