Datasheet L5965 (STMicroelectronics) - 6

L5965 Electrical specifications 3 Electrical specifications 3.1 Absolute maximum ratings & operating voltage Table 2. Absolute maximum ratings & operating voltage Absolute maximum rating Operating voltage Pin name Min Max Unit Min Max Unit
VBAT1 -0.3 42 V -0.3 32 V SGND -0.3 0.3 V 0 0 V AGND -0.3 0.3 V 0 0 V DGND -0.3 0.3 V 0 0 V REF -0.3 6.5 V -0.3 5.5 V VSLDO -0.3 13 V -0.3 6 V LDO -0.3 7 V -0.3 6 V WKUP -0.3 42 V -0.3 32 V RESET_B -0.3 6.5 V -0.3 5.5 V WDI -0.3 6.5 V -0.3 5.5 V CSN -0.3 6.5 V -0.3 5.5 V CLK -0.3 6.5 V -0.3 5.5 V DI -0.3 6.5 V -0.3 5.5 V DO -0.3 6.5 V -0.3 5.5 V FAULT -0.3 6.5 V -0.3 5.5 V SYNCOUT -0.3 4.6 V -0.3 3.6 V SYNCIN -0.3 6.5 V -0.3 5.5 V EXTSUP -0.3 13 V -0.3 12 V VREG -0.3 8 V -0.3 6.6 V BST1 PH1-0.3 PH1+10 V PH1-0.3 PH1+8 V GH1 PH1-0.3 PH1+10 V PH1-0.3 PH1+8 V PH1 -1 42 V -1 32 V GL1 PGND1-0.3 PGND1+10 V PGND1-0.3 PGND1+8 V -0.3 6.5 V -0.3 5.5 V sensep sensen-2 sensen+2 V sensen-2 sensen+2 V sensen -0.3 6.5 V -0.3 5.5 V VREG1_S -0.3 6.5 V -0.3 5.5 V PGND1 -0.3 0.3 V -0.3 0.3 V VBAT2 -0.3 42 V -0.3 32 V BST2 PH2-0.3 PH2+4.6 V PH2-0.3 PH2+3.6 V PH2 -1 42 V -1 32 V VREG2_S -0.3 6.5 V -0.3 5.5 V PGND2 -0.3 0.3 V -0.3 0.3 V
DS12567
-
Rev 2 page 6/85
Document Outline 1 Overview 1.1 Simplified block diagram 1.2 Functional block diagram 2 Pins description 3 Electrical specifications 3.1 Absolute maximum ratings & operating voltage 3.2 Thermal data 3.2.1 Thermal resistance 3.2.2 Thermal warning and protection 3.3 Electrical characteristics 3.3.1 Electrical characteristic curves 4 Functional description 4.1 Programming by OTP 4.2 Voltage regulators and features description 4.2.1 VREG 4.2.2 Pre regulator BUCK1 4.2.3 Pre regulator BUCK2 4.2.4 Post regulator BUCK3 4.2.5 Post regulator BUCK4 4.2.6 BOOST 4.2.7 LDO 4.2.8 VREF 4.2.9 ADC 4.2.10 Wake up pin (WKUP) 4.2.11 Synchronizing pin (SYNC in/out) 4.2.12 Reset and Fault 4.2.13 Configurable watchdog and reset 4.2.14 Under-Voltage, Over-Voltage and Power-Good 4.2.15 Temperature control and VBATx voltage through internal ADC 4.2.16 Maximum Duty Cycle and Refresh Mode for Buck 4.2.17 Frequency-Hopping Spread Spectrum 5 SPI format and register mapping 5.1 SPI frame CRC generator 5.2 SPI registers mapping 5.2.1 SPI REG BUCK1 5.2.2 SPI REG BUCK2 5.2.3 SPI REG WD_REC_EN 5.2.4 SPI REG BUCK4 5.2.5 SPI REG BOOST VREF 5.2.6 SPI REG BUCK EN 5.2.7 SPI REG WD 5.2.8 SPI REG BUCK STAT1 5.2.9 SPI REG BUCK STAT2 5.2.10 SPI REG Fault Table PWUP 5.2.11 SPI REG ADC TH1 5.2.12 SPI REG ADC TH2 5.2.13 SPI REG ADC TH3 5.2.14 SPI REG ADC TH4 5.2.15 SPI REG ADC TH5 5.2.16 SPI REG ADC TH6 5.2.17 SPI REG ADC TH7 5.2.18 SPI REG ADC VBAT1 5.2.19 SPI REG ADC VBAT2 5.2.20 SPI REG OT Warning 5.2.21 SPI Fault STAT 5.2.22 SPI Silicon Version 5.2.23 SPI Device Identification 6 Device operating mode 6.1 Shutdown mode 6.2 Standby mode 6.3 INIT mode 6.4 REC mode 6.5 RAMPUP MAIN and SEC_UP 6.6 ACTIVE mode 6.7 OTP program mode 6.8 OTP bit mapping and register configuration 6.9 OTP (SAF) registers 6.9.1 SAF_REG_OP 6.9.2 SAF_REG_CFG 6.9.3 SAF_REG_DI 6.9.4 SAF_REG_D0_Bit_Ts 6.9.5 SAF_REG_STAT 6.10 Power down phase 6.11 Power up programming 7 Functional safety requirements 7.1 Functions and safety mechanism related to safety requirements 7.2 System safety mechanism 8 Application information 8.1 External components calculation 8.1.1 BUCK1 controller 8.1.1.1 RSENSE 8.1.1.2 BUCK1 output inductor 8.1.1.3 BUCK1 output capacitor 8.1.1.4 BUCK1 bootstrap capacitor 8.1.1.5 BUCK1 compensation network 8.1.2 BUCK2 controller 8.1.2.1 BUCK2 output inductor 8.1.2.2 BUCK2 output capacitor 8.1.2.3 BUCK2 compensation network 8.1.3 BUCK3, BUCK4 8.1.3.1 Output inductor and capacitor 8.1.3.2 Bootstrap capacitor for BUCK3 and BUCK4 8.1.3.3 Input capacitor 8.1.4 BOOST 8.1.4.1 BOOST output inductor 8.1.4.2 BOOST output capacitor 8.1.4.3 BOOST compensation network 8.1.4.4 Output diode for the BOOST converter 8.1.4.5 Input capacitor selection 8.2 PCB Layout example (BUCK1 as main regulator) 9 Package information 9.1 VFQFPN-48 (7x7x1.0 mm - opt. D) package information 9.2 VFQFPN-48 (7x7x1.0) marking information Revision history