Datasheet ADAU1777 (Analog Devices) - 2
| Hersteller | Analog Devices |
| Beschreibung | Four-ADC, Two-DAC, Low Power Codec with Audio Processor |
| Seiten / Seite | 108 / 2 — ADAU1777. Data Sheet. TABLE OF CONTENTS |
| Dateiformat / Größe | PDF / 2.0 Mb |
| Dokumentensprache | Englisch |
ADAU1777. Data Sheet. TABLE OF CONTENTS
Modelllinie für dieses Datenblatt
Textversion des Dokuments
link to page 1 link to page 1 link to page 1 link to page 1 link to page 3 link to page 4 link to page 4 link to page 8 link to page 8 link to page 8 link to page 9 link to page 9 link to page 10 link to page 14 link to page 14 link to page 14 link to page 15 link to page 17 link to page 24 link to page 25 link to page 25 link to page 25 link to page 26 link to page 26 link to page 27 link to page 28 link to page 28 link to page 29 link to page 29 link to page 30 link to page 30 link to page 30 link to page 30 link to page 31 link to page 31 link to page 32 link to page 32 link to page 32 link to page 32 link to page 35 link to page 35 link to page 35 link to page 38 link to page 39 link to page 40 link to page 40 link to page 40 link to page 40 link to page 40 link to page 41 link to page 42 link to page 42 link to page 45 link to page 45 link to page 45 link to page 45 link to page 45 link to page 46 link to page 49 link to page 52 link to page 52 link to page 53 link to page 53 link to page 53 link to page 54 link to page 54 link to page 55 link to page 55 link to page 56 link to page 56 link to page 57 link to page 59 link to page 59 link to page 60 link to page 60 link to page 61 link to page 62 link to page 63 link to page 64
ADAU1777 Data Sheet TABLE OF CONTENTS
Features .. 1 Burst Mode Communication .. 35 Applications ... 1 I2C Port .. 35 General Description ... 1 SPI Port .. 38 Functional Block Diagram .. 1 Self Boot ... 39 Revision History ... 3 Multipurpose Pins .. 40 Specifications ... 4 Push-Button Volume Controls ... 40 Analog Performance Specifications ... 4 Limiter Compression Enable .. 40 Crystal Amplifier Specifications ... 8 Parameter Bank Switching .. 40 Digital Input/Output Specifications... 8 Mute ... 40 Power Supply Specifications.. 8 DSP Bypass Mode .. 41 Typical Power Management Settings ... 9 Serial Data Input/Output Ports .. 42 Digital Filters Specifications ... 9 Tristating Unused Channels ... 42 Digital Timing Specifications ... 10 Applications Information .. 45 Absolute Maximum Ratings .. 14 Power Supply Bypass Capacitors .. 45 Thermal Resistance .. 14 Layout .. 45 ESD Caution .. 14 Grounding ... 45 Pin Configuration and Function Descriptions ... 15 PCB Stackup .. 45 Typical Performance Characteristics ... 17 Low Latency Register Settings .. 46 Theory of Operation .. 24 Register Summary .. 49 System Clocking and Power-Up ... 25 Register Details ... 52 Clock Initialization ... 25 Clock Control Register .. 52 PLL.. 25 PLL Denominator MSB Register .. 53 Clock Output ... 26 PLL Denominator LSB Register ... 53 Power Sequencing .. 26 PLL Numerator MSB Register .. 53 Signal Routing ... 27 PLL Numerator LSB Register .. 54 Input Signal Paths ... 28 PLL Integer Setting Register ... 54 Analog Inputs .. 28 PLL Lock Flag Register .. 55 Digital Microphone Input ... 29 CLKOUT Setting Selection Register .. 55 Analog-to-Digital Converters (ADCs) .. 29 Regulator Control Register ... 56 Output Signal Paths .. 30 Core Control Register .. 56 Analog Outputs... 30 Sleep on Program Address Count Register ... 57 Digital-to-Analog Converters (DACs) .. 30 Filter Engine and Limiter Control Register .. 59 PDM Output ... 30 DB Value Register 0 Read .. 59 Asynchronous Sample Rate Converters .. 31 DB Value Register 1 Read .. 60 Signal Levels .. 31 DB Value Register 2 Read .. 60 Signal Processing .. 32 Core Channel 0/Core Channel 1 Input Select Register ... 61 Instructions ... 32 Core Channel 2/Core Channel 3 Input Select Register ... 62 Data Memory .. 32 DAC Input Select Register .. 63 Parameters ... 32 PDM Modulator Input Select Register .. 64 Control Port... 35 Rev. 0 | Page 2 of 108 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAM REVISION HISTORY SPECIFICATIONS ANALOG PERFORMANCE SPECIFICATIONS CRYSTAL AMPLIFIER SPECIFICATIONS DIGITAL INPUT/OUTPUT SPECIFICATIONS POWER SUPPLY SPECIFICATIONS TYPICAL POWER MANAGEMENT SETTINGS DIGITAL FILTERS SPECIFICATIONS DIGITAL TIMING SPECIFICATIONS Digital Timing Diagrams ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS THEORY OF OPERATION SYSTEM CLOCKING AND POWER-UP CLOCK INITIALIZATION PLL Bypass Setup PLL Enabled Setup Control Port Access During Initialization PLL Input Clock Divider Integer Mode Fractional Mode CLOCK OUTPUT POWER SEQUENCING Power-Down Considerations SIGNAL ROUTING INPUT SIGNAL PATHS ANALOG INPUTS Signal Polarity Input Impedance Analog Microphone Inputs Analog Line Inputs Precharging Input Capacitors Microphone Bias DIGITAL MICROPHONE INPUT ANALOG-TO-DIGITAL CONVERTERS (ADCs) ADC Full-Scale Level Digital ADC Volume Control High-Pass Filter OUTPUT SIGNAL PATHS ANALOG OUTPUTS Headphone Output Headphone Output Power-Up Sequencing Ground Centered Headphone Configuration Pop and Click Suppression Line Outputs DIGITAL-TO-ANALOG CONVERTERS (DACs) DAC Full-Scale Level Digital DAC Volume Control PDM OUTPUT ASYNCHRONOUS SAMPLE RATE CONVERTERS SIGNAL LEVELS SIGNAL PROCESSING INSTRUCTIONS DATA MEMORY PARAMETERS CONTROL PORT BURST MODE COMMUNICATION I2C PORT Addressing I2C Read and Write Operations SPI PORT Read/Write Subaddress Data Bytes SELF BOOT EEPROM Size Cyclic Redundancy Check (CRC) Delay Boot Time MULTIPURPOSE PINS PUSH-BUTTON VOLUME CONTROLS LIMITER COMPRESSION ENABLE PARAMETER BANK SWITCHING MUTE DSP BYPASS MODE SERIAL DATA INPUT/OUTPUT PORTS TRISTATING UNUSED CHANNELS APPLICATIONS INFORMATION POWER SUPPLY BYPASS CAPACITORS LAYOUT GROUNDING PCB STACKUP LOW LATENCY REGISTER SETTINGS REGISTER SUMMARY REGISTER DETAILS CLOCK CONTROL REGISTER PLL DENOMINATOR MSB REGISTER PLL DENOMINATOR LSB REGISTER PLL NUMERATOR MSB REGISTER PLL NUMERATOR LSB REGISTER PLL INTEGER SETTING REGISTER PLL LOCK FLAG REGISTER CLKOUT SETTING SELECTION REGISTER REGULATOR CONTROL REGISTER CORE CONTROL REGISTER SLEEP ON PROGRAM ADDRESS COUNT REGISTER FILTER ENGINE AND LIMITER CONTROL REGISTER DB VALUE REGISTER 0 READ DB VALUE REGISTER 1 READ DB VALUE REGISTER 2 READ CORE CHANNEL 0/CORE CHANNEL 1 INPUT SELECT REGISTER CORE CHANNEL 2/CORE CHANNEL 3 INPUT SELECT REGISTER DAC INPUT SELECT REGISTER PDM MODULATOR INPUT SELECT REGISTER SERIAL DATA OUTPUT 0/SERIAL DATA OUTPUT 1 INPUT SELECT REGISTER SERIAL DATA OUTPUT 2/SERIAL DATA OUTPUT 3 INPUT SELECT REGISTER SERIAL DATA OUTPUT 4/SERIAL DATA OUTPUT 5 INPUT SELECT REGISTER SERIAL DATA OUTPUT 6/SERIAL DATA OUTPUT 7 INPUT SELECT REGISTER ADC_SDATA0/ADC_SDATA1 CHANNEL SELECT REGISTER OUTPUT ASRC0/OUTPUT ASRC1 SOURCE REGISTER OUTPUT ASRC2/OUTPUT ASRC3 SOURCE REGISTER INPUT ASRC CHANNEL SELECT REGISTER ADC0/ADC1 CONTROL 0 REGISTER ADC2/ADC3 CONTROL 0 REGISTER ADC0/ADC1 CONTROL 1 REGISTER ADC2/ADC3 CONTROL 1 REGISTER ADC0 VOLUME CONTROL REGISTER ADC1 VOLUME CONTROL REGISTER ADC2 VOLUME CONTROL REGISTER ADC3 VOLUME CONTROL REGISTER PGA CONTROL 0 REGISTER PGA CONTROL 1 REGISTER PGA CONTROL 2 REGISTER PGA CONTROL 3 REGISTER PGA SLEW CONTROL REGISTER PGA 10 DB GAIN BOOST REGISTER INPUT AND OUTPUT CAPACITOR CHARGING REGISTER DSP BYPASS PATH REGISTER DSP BYPASS GAIN FOR PGA0 REGISTER DSP BYPASS GAIN FOR PGA1 REGISTER MICBIAS0_1 CONTROL REGISTER DAC CONTROL REGISTER DAC0 VOLUME CONTROL REGISTER DAC1 VOLUME CONTROL REGISTER HEADPHONE OUTPUT MUTES REGISTER SERIAL PORT CONTROL 0 REGISTER SERIAL PORT CONTROL 1 REGISTER TDM OUTPUT CHANNEL DISABLE REGISTER PDM ENABLE REGISTER PDM PATTERN SETTING REGISTER MP0 FUNCTION SETTING REGISTER MP1 FUNCTION SETTING REGISTER MP2 FUNCTION SETTING REGISTER MP3 FUNCTION SETTING REGISTER MP4 FUNCTION SETTING REGISTER MP5 FUNCTION SETTING REGISTER MP6 FUNCTION SETTING REGISTER PUSH-BUTTON VOLUME SETTINGS REGISTER PUSH-BUTTON VOLUME CONTROL ASSIGNMENT REGISTER DEBOUNCE MODES REGISTER HEADPHONE LINE OUTPUT SELECT REGISTER DECIMATOR POWER CONTROL REGISTER ASRC INTERPOLATOR AND DAC MODULATOR POWER CONTROL REGISTER ANALOG BIAS CONTROL 0 REGISTER ANALOG BIAS CONTROL 1 REGISTER DIGITAL PIN PULL-UP CONTROL 0 REGISTER DIGITAL PIN PULL-UP CONTROL 1 REGISTER DIGITAL PIN PULL-DOWN CONTROL 0 REGISTER DIGITAL PIN PULL-DOWN CONTROL 1 REGISTER DIGITAL PIN DRIVE STRENGTH CONTROL 0 REGISTER DIGITAL PIN DRIVE STRENGTH CONTROL 1 REGISTER FAST RATE CONTROL REGISTER DAC INTERPOLATION CONTROL REGISTER VOLUME CONTROL BYPASS REGISTER OUTLINE DIMENSIONS ORDERING GUIDE
ADAU1777 Data Sheet TABLE OF CONTENTS
Features .. 1 Burst Mode Communication .. 35 Applications ... 1 I2C Port .. 35 General Description ... 1 SPI Port .. 38 Functional Block Diagram .. 1 Self Boot ... 39 Revision History ... 3 Multipurpose Pins .. 40 Specifications ... 4 Push-Button Volume Controls ... 40 Analog Performance Specifications ... 4 Limiter Compression Enable .. 40 Crystal Amplifier Specifications ... 8 Parameter Bank Switching .. 40 Digital Input/Output Specifications... 8 Mute ... 40 Power Supply Specifications.. 8 DSP Bypass Mode .. 41 Typical Power Management Settings ... 9 Serial Data Input/Output Ports .. 42 Digital Filters Specifications ... 9 Tristating Unused Channels ... 42 Digital Timing Specifications ... 10 Applications Information .. 45 Absolute Maximum Ratings .. 14 Power Supply Bypass Capacitors .. 45 Thermal Resistance .. 14 Layout .. 45 ESD Caution .. 14 Grounding ... 45 Pin Configuration and Function Descriptions ... 15 PCB Stackup .. 45 Typical Performance Characteristics ... 17 Low Latency Register Settings .. 46 Theory of Operation .. 24 Register Summary .. 49 System Clocking and Power-Up ... 25 Register Details ... 52 Clock Initialization ... 25 Clock Control Register .. 52 PLL.. 25 PLL Denominator MSB Register .. 53 Clock Output ... 26 PLL Denominator LSB Register ... 53 Power Sequencing .. 26 PLL Numerator MSB Register .. 53 Signal Routing ... 27 PLL Numerator LSB Register .. 54 Input Signal Paths ... 28 PLL Integer Setting Register ... 54 Analog Inputs .. 28 PLL Lock Flag Register .. 55 Digital Microphone Input ... 29 CLKOUT Setting Selection Register .. 55 Analog-to-Digital Converters (ADCs) .. 29 Regulator Control Register ... 56 Output Signal Paths .. 30 Core Control Register .. 56 Analog Outputs... 30 Sleep on Program Address Count Register ... 57 Digital-to-Analog Converters (DACs) .. 30 Filter Engine and Limiter Control Register .. 59 PDM Output ... 30 DB Value Register 0 Read .. 59 Asynchronous Sample Rate Converters .. 31 DB Value Register 1 Read .. 60 Signal Levels .. 31 DB Value Register 2 Read .. 60 Signal Processing .. 32 Core Channel 0/Core Channel 1 Input Select Register ... 61 Instructions ... 32 Core Channel 2/Core Channel 3 Input Select Register ... 62 Data Memory .. 32 DAC Input Select Register .. 63 Parameters ... 32 PDM Modulator Input Select Register .. 64 Control Port... 35 Rev. 0 | Page 2 of 108 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAM REVISION HISTORY SPECIFICATIONS ANALOG PERFORMANCE SPECIFICATIONS CRYSTAL AMPLIFIER SPECIFICATIONS DIGITAL INPUT/OUTPUT SPECIFICATIONS POWER SUPPLY SPECIFICATIONS TYPICAL POWER MANAGEMENT SETTINGS DIGITAL FILTERS SPECIFICATIONS DIGITAL TIMING SPECIFICATIONS Digital Timing Diagrams ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS THEORY OF OPERATION SYSTEM CLOCKING AND POWER-UP CLOCK INITIALIZATION PLL Bypass Setup PLL Enabled Setup Control Port Access During Initialization PLL Input Clock Divider Integer Mode Fractional Mode CLOCK OUTPUT POWER SEQUENCING Power-Down Considerations SIGNAL ROUTING INPUT SIGNAL PATHS ANALOG INPUTS Signal Polarity Input Impedance Analog Microphone Inputs Analog Line Inputs Precharging Input Capacitors Microphone Bias DIGITAL MICROPHONE INPUT ANALOG-TO-DIGITAL CONVERTERS (ADCs) ADC Full-Scale Level Digital ADC Volume Control High-Pass Filter OUTPUT SIGNAL PATHS ANALOG OUTPUTS Headphone Output Headphone Output Power-Up Sequencing Ground Centered Headphone Configuration Pop and Click Suppression Line Outputs DIGITAL-TO-ANALOG CONVERTERS (DACs) DAC Full-Scale Level Digital DAC Volume Control PDM OUTPUT ASYNCHRONOUS SAMPLE RATE CONVERTERS SIGNAL LEVELS SIGNAL PROCESSING INSTRUCTIONS DATA MEMORY PARAMETERS CONTROL PORT BURST MODE COMMUNICATION I2C PORT Addressing I2C Read and Write Operations SPI PORT Read/Write Subaddress Data Bytes SELF BOOT EEPROM Size Cyclic Redundancy Check (CRC) Delay Boot Time MULTIPURPOSE PINS PUSH-BUTTON VOLUME CONTROLS LIMITER COMPRESSION ENABLE PARAMETER BANK SWITCHING MUTE DSP BYPASS MODE SERIAL DATA INPUT/OUTPUT PORTS TRISTATING UNUSED CHANNELS APPLICATIONS INFORMATION POWER SUPPLY BYPASS CAPACITORS LAYOUT GROUNDING PCB STACKUP LOW LATENCY REGISTER SETTINGS REGISTER SUMMARY REGISTER DETAILS CLOCK CONTROL REGISTER PLL DENOMINATOR MSB REGISTER PLL DENOMINATOR LSB REGISTER PLL NUMERATOR MSB REGISTER PLL NUMERATOR LSB REGISTER PLL INTEGER SETTING REGISTER PLL LOCK FLAG REGISTER CLKOUT SETTING SELECTION REGISTER REGULATOR CONTROL REGISTER CORE CONTROL REGISTER SLEEP ON PROGRAM ADDRESS COUNT REGISTER FILTER ENGINE AND LIMITER CONTROL REGISTER DB VALUE REGISTER 0 READ DB VALUE REGISTER 1 READ DB VALUE REGISTER 2 READ CORE CHANNEL 0/CORE CHANNEL 1 INPUT SELECT REGISTER CORE CHANNEL 2/CORE CHANNEL 3 INPUT SELECT REGISTER DAC INPUT SELECT REGISTER PDM MODULATOR INPUT SELECT REGISTER SERIAL DATA OUTPUT 0/SERIAL DATA OUTPUT 1 INPUT SELECT REGISTER SERIAL DATA OUTPUT 2/SERIAL DATA OUTPUT 3 INPUT SELECT REGISTER SERIAL DATA OUTPUT 4/SERIAL DATA OUTPUT 5 INPUT SELECT REGISTER SERIAL DATA OUTPUT 6/SERIAL DATA OUTPUT 7 INPUT SELECT REGISTER ADC_SDATA0/ADC_SDATA1 CHANNEL SELECT REGISTER OUTPUT ASRC0/OUTPUT ASRC1 SOURCE REGISTER OUTPUT ASRC2/OUTPUT ASRC3 SOURCE REGISTER INPUT ASRC CHANNEL SELECT REGISTER ADC0/ADC1 CONTROL 0 REGISTER ADC2/ADC3 CONTROL 0 REGISTER ADC0/ADC1 CONTROL 1 REGISTER ADC2/ADC3 CONTROL 1 REGISTER ADC0 VOLUME CONTROL REGISTER ADC1 VOLUME CONTROL REGISTER ADC2 VOLUME CONTROL REGISTER ADC3 VOLUME CONTROL REGISTER PGA CONTROL 0 REGISTER PGA CONTROL 1 REGISTER PGA CONTROL 2 REGISTER PGA CONTROL 3 REGISTER PGA SLEW CONTROL REGISTER PGA 10 DB GAIN BOOST REGISTER INPUT AND OUTPUT CAPACITOR CHARGING REGISTER DSP BYPASS PATH REGISTER DSP BYPASS GAIN FOR PGA0 REGISTER DSP BYPASS GAIN FOR PGA1 REGISTER MICBIAS0_1 CONTROL REGISTER DAC CONTROL REGISTER DAC0 VOLUME CONTROL REGISTER DAC1 VOLUME CONTROL REGISTER HEADPHONE OUTPUT MUTES REGISTER SERIAL PORT CONTROL 0 REGISTER SERIAL PORT CONTROL 1 REGISTER TDM OUTPUT CHANNEL DISABLE REGISTER PDM ENABLE REGISTER PDM PATTERN SETTING REGISTER MP0 FUNCTION SETTING REGISTER MP1 FUNCTION SETTING REGISTER MP2 FUNCTION SETTING REGISTER MP3 FUNCTION SETTING REGISTER MP4 FUNCTION SETTING REGISTER MP5 FUNCTION SETTING REGISTER MP6 FUNCTION SETTING REGISTER PUSH-BUTTON VOLUME SETTINGS REGISTER PUSH-BUTTON VOLUME CONTROL ASSIGNMENT REGISTER DEBOUNCE MODES REGISTER HEADPHONE LINE OUTPUT SELECT REGISTER DECIMATOR POWER CONTROL REGISTER ASRC INTERPOLATOR AND DAC MODULATOR POWER CONTROL REGISTER ANALOG BIAS CONTROL 0 REGISTER ANALOG BIAS CONTROL 1 REGISTER DIGITAL PIN PULL-UP CONTROL 0 REGISTER DIGITAL PIN PULL-UP CONTROL 1 REGISTER DIGITAL PIN PULL-DOWN CONTROL 0 REGISTER DIGITAL PIN PULL-DOWN CONTROL 1 REGISTER DIGITAL PIN DRIVE STRENGTH CONTROL 0 REGISTER DIGITAL PIN DRIVE STRENGTH CONTROL 1 REGISTER FAST RATE CONTROL REGISTER DAC INTERPOLATION CONTROL REGISTER VOLUME CONTROL BYPASS REGISTER OUTLINE DIMENSIONS ORDERING GUIDE