Datasheet AD4112 (Analog Devices) - 2
| Hersteller | Analog Devices |
| Beschreibung | Single Supply, 24-Bit, Sigma-Delta ADC with ±10 V and 0 mA to 20 mA Inputs |
| Seiten / Seite | 58 / 2 — AD4112. Data Sheet. TABLE OF CONTENTS |
| Revision | A |
| Dateiformat / Größe | PDF / 666 Kb |
| Dokumentensprache | Englisch |
AD4112. Data Sheet. TABLE OF CONTENTS
Modelllinie für dieses Datenblatt
Textversion des Dokuments
link to page 1 link to page 1 link to page 1 link to page 3 link to page 4 link to page 5 link to page 8 link to page 10 link to page 10 link to page 10 link to page 11 link to page 13 link to page 18 link to page 20 link to page 21 link to page 21 link to page 22 link to page 23 link to page 26 link to page 26 link to page 27 link to page 27 link to page 27 link to page 29 link to page 29 link to page 30 link to page 30 link to page 30 link to page 31 link to page 31 link to page 34 link to page 34 link to page 35 link to page 36 link to page 37 link to page 37 link to page 38 link to page 38 link to page 39 link to page 41 link to page 41 link to page 41 link to page 41 link to page 41 link to page 41 link to page 42 link to page 42 link to page 42 link to page 42 link to page 43 link to page 43 link to page 44 link to page 46 link to page 46 link to page 47 link to page 48 link to page 49 link to page 50 link to page 50 link to page 51 link to page 52 link to page 52 link to page 53 link to page 54 link to page 54 link to page 54 link to page 55 link to page 56 link to page 56 link to page 56 link to page 56 link to page 57 link to page 57 link to page 58 link to page 58
AD4112 Data Sheet TABLE OF CONTENTS
Features .. 1 CRC Calculation ... 39 Applications ... 1 Integrated Functions .. 41 General Description ... 1 General-Purpose Ouputs .. 41 Revision History ... 3 Delay .. 41 Functional Block Diagram .. 4 16-Bit/24-Bit Conversions ... 41 Specifications ... 5 DOUT_RESET ... 41 Timing Characteristics .. 8 Synchronization .. 41 Absolute Maximum Ratings .. 10 Error Flags ... 42 Thermal Resistance .. 10 DATA_STAT ... 42 ESD Caution .. 10 IOSTRENGTH ... 42 Pin Configuration and Function Descriptions ... 11 Internal Temperature Sensor .. 42 Typical Performance Characteristics ... 13 Applications Information .. 43 Noise Performance and Resolution .. 18 Grounding and Layout .. 43 Theory of Operation .. 20 Register Summary .. 44 Power Supplies .. 21 Register Details ... 46 Digital Communication ... 21 Communications Register ... 46 AD4112 Reset.. 22 Status Register ... 47 Configuration Overview ... 23 ADC Mode Register ... 48 Circuit Description ... 26 Interface Mode Register .. 49 Multiplexer .. 26 Register Check .. 50 Current Inputs .. 27 Data Register ... 50 Voltage Inputs ... 27 GPIO Configuration Register ... 51 AD4112 Reference .. 27 ID Register... 52 Buffered Reference Input ... 29 Channel Register 0 ... 52 Clock Source ... 29 Channel Register 1 to Channel Register 15 .. 53 Digital Filter .. 30 Setup Configuration Register 0 .. 54 Sinc5 + Sinc1 Filter ... 30 Setup Configuration Register 1 to Setup Configuration Sinc3 Filter ... 30 Register 7 ... 54 Single Cycle Settling ... 31 Filter Configuration Register 0 ... 55 Enhanced 50 Hz and 60 Hz Rejection Filters ... 31 Filter Configuration Register 1 to Filter Configuration Register 7 ... 56 Operating Modes .. 34 Offset Register 0 ... 56 Continuous Conversion Mode ... 34 Offset Register 1 to Offset Register 7 ... 56 Continuous Read Mode ... 35 Gain Register 0.. 57 Single Conversion Mode ... 36 Gain Register 1 to Gain Register 7 ... 57 Standby and Power-Down Modes .. 37 Outline Dimensions ... 58 Calibration ... 37 Ordering Guide .. 58 Digital Interface .. 38 Checksum Protection ... 38 Rev. 0 | Page 2 of 58 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION TABLE OF CONTENTS REVISION HISTORY FUNCTIONAL BLOCK DIAGRAM SPECIFICATIONS TIMING CHARACTERISTICS Timing Diagrams ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS NOISE PERFORMANCE AND RESOLUTION THEORY OF OPERATION POWER SUPPLIES Single-Supply Operation (AVSS = DGND) DIGITAL COMMUNICATION AD4112 RESET CONFIGURATION OVERVIEW Channel Configuration Channel Registers ADC Setups Setup Configuration Registers Filter Configuration Registers Gain Registers Offset Registers ADC Mode and Interface Mode Configuration ADC Mode Register Interface Mode Register CIRCUIT DESCRIPTION MULTIPLEXER CURRENT INPUTS VOLTAGE INPUTS Fully Differential Inputs Single-Ended Inputs Adjusting Voltage Input Gain AD4112 REFERENCE Internal Reference External Reference BUFFERED REFERENCE INPUT CLOCK SOURCE Internal Oscillator External Crystal External Clock DIGITAL FILTER SINC5 + SINC1 FILTER SINC3 FILTER SINGLE CYCLE SETTLING ENHANCED 50 Hz AND 60 Hz REJECTION FILTERS OPERATING MODES CONTINUOUS CONVERSION MODE CONTINUOUS READ MODE SINGLE CONVERSION MODE STANDBY AND POWER-DOWN MODES CALIBRATION DIGITAL INTERFACE CHECKSUM PROTECTION CRC CALCULATION Polynomial Example of a Polynomial CRC Calculation—24-Bit Word: 0x654321 (Eight Command Bits and 16-Bit Data) XOR Calculation Example of an XOR Calculation—24-Bit Word: 0x654321 (Eight Command Bits and 16-Bit Data) INTEGRATED FUNCTIONS GENERAL-PURPOSE OUPUTS DELAY 16-BIT/24-BIT CONVERSIONS DOUT_RESET SYNCHRONIZATION Normal Synchronization Alternate Synchronization ERROR FLAGS ADC_ERROR CRC_ERROR REG_ERROR ERRORB Input/Output DATA_STAT IOSTRENGTH INTERNAL TEMPERATURE SENSOR APPLICATIONS INFORMATION GROUNDING AND LAYOUT REGISTER SUMMARY REGISTER DETAILS COMMUNICATIONS REGISTER STATUS REGISTER ADC MODE REGISTER INTERFACE MODE REGISTER REGISTER CHECK DATA REGISTER GPIO CONFIGURATION REGISTER ID REGISTER CHANNEL REGISTER 0 CHANNEL REGISTER 1 TO CHANNEL REGISTER 15 SETUP CONFIGURATION REGISTER 0 SETUP CONFIGURATION REGISTER 1 TO SETUP CONFIGURATION REGISTER 7 FILTER CONFIGURATION REGISTER 0 FILTER CONFIGURATION REGISTER 1 TO FILTER CONFIGURATION REGISTER 7 OFFSET REGISTER 0 OFFSET REGISTER 1 TO OFFSET REGISTER 7 GAIN REGISTER 0 GAIN REGISTER 1 TO GAIN REGISTER 7 OUTLINE DIMENSIONS ORDERING GUIDE
AD4112 Data Sheet TABLE OF CONTENTS
Features .. 1 CRC Calculation ... 39 Applications ... 1 Integrated Functions .. 41 General Description ... 1 General-Purpose Ouputs .. 41 Revision History ... 3 Delay .. 41 Functional Block Diagram .. 4 16-Bit/24-Bit Conversions ... 41 Specifications ... 5 DOUT_RESET ... 41 Timing Characteristics .. 8 Synchronization .. 41 Absolute Maximum Ratings .. 10 Error Flags ... 42 Thermal Resistance .. 10 DATA_STAT ... 42 ESD Caution .. 10 IOSTRENGTH ... 42 Pin Configuration and Function Descriptions ... 11 Internal Temperature Sensor .. 42 Typical Performance Characteristics ... 13 Applications Information .. 43 Noise Performance and Resolution .. 18 Grounding and Layout .. 43 Theory of Operation .. 20 Register Summary .. 44 Power Supplies .. 21 Register Details ... 46 Digital Communication ... 21 Communications Register ... 46 AD4112 Reset.. 22 Status Register ... 47 Configuration Overview ... 23 ADC Mode Register ... 48 Circuit Description ... 26 Interface Mode Register .. 49 Multiplexer .. 26 Register Check .. 50 Current Inputs .. 27 Data Register ... 50 Voltage Inputs ... 27 GPIO Configuration Register ... 51 AD4112 Reference .. 27 ID Register... 52 Buffered Reference Input ... 29 Channel Register 0 ... 52 Clock Source ... 29 Channel Register 1 to Channel Register 15 .. 53 Digital Filter .. 30 Setup Configuration Register 0 .. 54 Sinc5 + Sinc1 Filter ... 30 Setup Configuration Register 1 to Setup Configuration Sinc3 Filter ... 30 Register 7 ... 54 Single Cycle Settling ... 31 Filter Configuration Register 0 ... 55 Enhanced 50 Hz and 60 Hz Rejection Filters ... 31 Filter Configuration Register 1 to Filter Configuration Register 7 ... 56 Operating Modes .. 34 Offset Register 0 ... 56 Continuous Conversion Mode ... 34 Offset Register 1 to Offset Register 7 ... 56 Continuous Read Mode ... 35 Gain Register 0.. 57 Single Conversion Mode ... 36 Gain Register 1 to Gain Register 7 ... 57 Standby and Power-Down Modes .. 37 Outline Dimensions ... 58 Calibration ... 37 Ordering Guide .. 58 Digital Interface .. 38 Checksum Protection ... 38 Rev. 0 | Page 2 of 58 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION TABLE OF CONTENTS REVISION HISTORY FUNCTIONAL BLOCK DIAGRAM SPECIFICATIONS TIMING CHARACTERISTICS Timing Diagrams ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS NOISE PERFORMANCE AND RESOLUTION THEORY OF OPERATION POWER SUPPLIES Single-Supply Operation (AVSS = DGND) DIGITAL COMMUNICATION AD4112 RESET CONFIGURATION OVERVIEW Channel Configuration Channel Registers ADC Setups Setup Configuration Registers Filter Configuration Registers Gain Registers Offset Registers ADC Mode and Interface Mode Configuration ADC Mode Register Interface Mode Register CIRCUIT DESCRIPTION MULTIPLEXER CURRENT INPUTS VOLTAGE INPUTS Fully Differential Inputs Single-Ended Inputs Adjusting Voltage Input Gain AD4112 REFERENCE Internal Reference External Reference BUFFERED REFERENCE INPUT CLOCK SOURCE Internal Oscillator External Crystal External Clock DIGITAL FILTER SINC5 + SINC1 FILTER SINC3 FILTER SINGLE CYCLE SETTLING ENHANCED 50 Hz AND 60 Hz REJECTION FILTERS OPERATING MODES CONTINUOUS CONVERSION MODE CONTINUOUS READ MODE SINGLE CONVERSION MODE STANDBY AND POWER-DOWN MODES CALIBRATION DIGITAL INTERFACE CHECKSUM PROTECTION CRC CALCULATION Polynomial Example of a Polynomial CRC Calculation—24-Bit Word: 0x654321 (Eight Command Bits and 16-Bit Data) XOR Calculation Example of an XOR Calculation—24-Bit Word: 0x654321 (Eight Command Bits and 16-Bit Data) INTEGRATED FUNCTIONS GENERAL-PURPOSE OUPUTS DELAY 16-BIT/24-BIT CONVERSIONS DOUT_RESET SYNCHRONIZATION Normal Synchronization Alternate Synchronization ERROR FLAGS ADC_ERROR CRC_ERROR REG_ERROR ERRORB Input/Output DATA_STAT IOSTRENGTH INTERNAL TEMPERATURE SENSOR APPLICATIONS INFORMATION GROUNDING AND LAYOUT REGISTER SUMMARY REGISTER DETAILS COMMUNICATIONS REGISTER STATUS REGISTER ADC MODE REGISTER INTERFACE MODE REGISTER REGISTER CHECK DATA REGISTER GPIO CONFIGURATION REGISTER ID REGISTER CHANNEL REGISTER 0 CHANNEL REGISTER 1 TO CHANNEL REGISTER 15 SETUP CONFIGURATION REGISTER 0 SETUP CONFIGURATION REGISTER 1 TO SETUP CONFIGURATION REGISTER 7 FILTER CONFIGURATION REGISTER 0 FILTER CONFIGURATION REGISTER 1 TO FILTER CONFIGURATION REGISTER 7 OFFSET REGISTER 0 OFFSET REGISTER 1 TO OFFSET REGISTER 7 GAIN REGISTER 0 GAIN REGISTER 1 TO GAIN REGISTER 7 OUTLINE DIMENSIONS ORDERING GUIDE