Datasheet ADP1876 (Analog Devices) - 5

HerstellerAnalog Devices
Beschreibung600 kHz Dual Output Synchronous Buck PWM Controller Plus Linear Regulator
Seiten / Seite24 / 5 — Data Sheet. ADP1876. Parameter. Symbol. Test Conditions/Comments. Min. …
RevisionB
Dateiformat / GrößePDF / 700 Kb
DokumentenspracheEnglisch

Data Sheet. ADP1876. Parameter. Symbol. Test Conditions/Comments. Min. Typ. Max. Unit

Data Sheet ADP1876 Parameter Symbol Test Conditions/Comments Min Typ Max Unit

Modelllinie für dieses Datenblatt

Textversion des Dokuments

link to page 6 link to page 6 link to page 6
Data Sheet ADP1876 Parameter Symbol Test Conditions/Comments Min Typ Max Unit
DHx or DLx Driver RON, Sourcing RON_SOURCE Sourcing 2 A with a 100 ns pulse 2 Ω Current1 Sourcing 1 A with a 100 ns pulse, 2.3 Ω VIN = 3 V DHx or DLx Driver RON, Tempco TCRON VIN = 3 V or 12 V 0.3 %/°C DHx or DLx Driver RON, Sinking RON_SINK Sinking 2 A with a 100 ns pulse 1.5 Ω Current1 Sinking 1 A with a 100 ns pulse, 2 Ω VIN = 3 V DHx Maximum Duty Cycle fOSC = 600 kHz 76 % Minimum DHx On Time 130 ns Minimum DHx Off Time 340 ns Minimum DLx On Time 290 ns COMP VOLTAGE RANGE VCOMP 0.85 2.3 V THERMAL SHUTDOWN Thermal Shutdown Threshold TTMSD 155 °C Thermal Shutdown Hysteresis 20 °C OVERVOLTAGE AND POWER-GOOD THRESHOLDS (FBx PINS) FBx Overvoltage Threshold VOV VFB rising 0.67 0.7 0.73 V FBx Overvoltage Hysteresis 40 mV FBx Undervoltage Threshold VUV VFB rising 0.51 0.54 0.57 V FBx Undervoltage Hysteresis 30 mV FB1 TO TRK1 OFFSET VOLTAGE TRK1 = 0.3 V to 0.55 V, −120 +50 mV offset = VFB − VTRK SOFT START (SSx Pins) SSx Output Current ISS During start-up 4.6 6.5 8.4 µA SSx Pull-Down Resistor During a fault condition 1 kΩ POWER GOOD (PGOODx Pins) PGOODx Pull-up Resistor RPGOOD Internal pull-up resistor to VCCO 12.5 kΩ PGOODx Delay 12 µs Overvoltage or Undervoltage This is the minimum duration 12 µs Minimum Duration required to trip the PGOODx signal ILIM1, ILIM2 Threshold Voltage1 Relative to PGNDx −5 0 +5 mV ILIM1, ILIM2 Output Current ILIMx = PGNDx 40 50 60 µA Current Sense Blanking Period After DLx goes high, current limit is 100 ns not sensed during this period INTEGRATED RECTIFIER At 20 mA forward current 16 Ω (BOOST DIODE) RESISTANCE INDEPENDENT LOW DROPOUT LINEAR REGULATOR VINLDO Voltage Range VINLDO Input range 2.7 5.5 V VOUTLDO Voltage VOUTLDO VINLDO = 2.7 V to 5.5 V, IOUTLDO = 1 mA to 1.47 1.5 1.53 V 150 mA VOUTLDO Maximum Load VOUTLDO VINLDO = 2.7 V to 5.5 V 150 mA Quiescent Current IINLDO VINLDO = 2.7 V to 5.5 V, no load at 30 60 µA output Line Regulation ΔVOUTLDO IOUTLDO = 150 mA, VINLDO = 2.7 V to 5.5 V 0.3 % Load Regulation ΔVOUTLDO VINLDO = 2.7 V to 5.5 V, IOUTLDO = 1 mA to 0.4 % 150 mA Power Supply Rejection Ratio PSRR 1 kHz, VINDLO = 2.7 V to 5.5 V, 70 dB 10 mA load Rev. B | Page 5 of 24 Document Outline FEATURES APPLICATIONS TYPICAL OPERATION CIRCUIT GENERAL DESCRIPTION TABLE OF CONTENTS REVISION HISTORY FUNCTIONAL BLOCK DIAGRAM SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS THEORY OF OPERATION INDEPENDENT LOW DROPOUT LINEAR REGULATOR CONTROLLER ARCHITECTURE Synchronous Rectifier and Dead Time INPUT UNDERVOLTAGE LOCKOUT INTERNAL LINEAR REGULATOR (VCCO) OVERVOLTAGE PROTECTION POWER GOOD SHORT-CIRCUIT AND CURRENT-LIMIT PROTECTION SHUTDOWN CONTROL THERMAL OVERLOAD PROTECTION APPLICATIONS INFORMATION INDEPENDENT LOW DROPOUT LINEAR REGULATOR SETTING THE OUTPUT VOLTAGE OF THE CONTROLLER SOFT START SETTING THE CURRENT LIMIT ACCURATE CURRENT-LIMIT SENSING SETTING THE SLOPE COMPENSATION SETTING THE CURRENT SENSE GAIN INPUT CAPACITOR SELECTION INPUT FILTER BOOST CAPACITOR SELECTION INDUCTOR SELECTION OUTPUT CAPACITOR SELECTION MOSFET SELECTION LOOP COMPENSATION SWITCHING NOISE AND OVERSHOOT REDUCTION PCB LAYOUT GUIDELINE TYPICAL APPLICATIONS CIRCUIT PACKAGING AND ORDERING INFORMATION OUTLINE DIMENSIONS ORDERING GUIDE