Datasheet ADP2116 (Analog Devices) - 7

HerstellerAnalog Devices
BeschreibungConfigurable, Dual 3 A/Single 6 A, Synchronous, Step-Down DC-to-DC Regulator
Seiten / Seite36 / 7 — Data Sheet. ADP2116. Pin No. Mnemonic. Description
RevisionB
Dateiformat / GrößePDF / 2.9 Mb
DokumentenspracheEnglisch

Data Sheet. ADP2116. Pin No. Mnemonic. Description

Data Sheet ADP2116 Pin No Mnemonic Description

Modelllinie für dieses Datenblatt

Textversion des Dokuments

link to page 23
Data Sheet ADP2116 Pin No. Mnemonic Description
14 VIN4 Power Supply Input. The source of the high-side internal power MOSFET of Channel 2. 15 VIN5 Power Supply Input. The source of the high-side internal power MOSFET of Channel 2. 16 VIN6 Power Supply Input. The source of the high-side internal power MOSFET of Channel 2. 17 SW4 Switch Node Output. The drain of the P-channel power switch and N-channel synchronous rectifier of Channel 2. Tie SW3 to SW4, and then connect the output LC filter between the switching node and the output voltage. 18 SW3 Switch Node Output. The drain of the P-channel power switch and N-channel synchronous rectifier of Channel 2. Tie SW3 to SW4, and then connect the output LC filter between the switching node and the output voltage. 19 PGND4 Power Ground. The source of the low-side internal power MOSFET of Channel 2. 20 PGND3 Power Ground. The source of the low-side internal power MOSFET of Channel 2. 21 PGND2 Power Ground. The source of the low-side internal power MOSFET of Channel 1. 22 PGND1 Power Ground. The source of the low-side internal power MOSFET of Channel 1. 23 SW2 Switch Node Output. The drain of the P-channel power switch and N-channel synchronous rectifier of Channel 1. Tie SW1 to SW2, and then connect the output LC filter between the switching node and the output voltage. 24 SW1 Switch Node Output. The drain of the P-channel power switch and N-channel synchronous rectifier of Channel 1. Tie SW1 to SW2, and then connect the output LC filter between the switching node and the output voltage. 25 VIN3 Power Supply Input. The source of the high-side internal power MOSFET of Channel 1. 26 VIN2 Power Supply Input. The source of the high-side internal power MOSFET of Channel 1. 27 VIN1 Power Supply Input. The source of the high-side internal power MOSFET of Channel 1. 28 EN1 Enable Input for Channel 1. Drive EN1 high to turn on the Channel 1 converter; drive EN1 low to turn off the Channel 1 converter. Tie EN1 to VDD for startup with VDD. When using a multiphase configuration, connect EN1 to EN2. 29 PGOOD1 Open-Drain Power-Good Output for Channel 1. Place a 100 kΩ pull-up resistor to VDD or to any other voltage that is 5.5 V or less; PGOOD1 is held low when Channel 1 is out of regulation. 30 SS1 Soft Start Input for Channel 1. Place a capacitor from SS1 to GND to set the soft start period. A 10 nF capacitor sets a 1 ms soft start period. For multiphase configuration, connect SS1 to SS2. 31 V1SET Output Voltage Set Pin for Channel 1. To select a fixed output voltage option (0.8 V, 1.2 V, 1.5 V, 1.8 V, 2.5 V, or 3.3 V) for VOUT1, connect this pin through a resistor to GND (see Table 4 for details). To select an adjustable output voltage for VOUT1, connect this pin to GND through an 82 kΩ resistor or tie this pin directly to VDD depending on the output voltage desired. 32 FB1 Feedback Voltage Input for Channel 1. For the fixed output voltage option, connect FB1 to VOUT1. For the adjustable output voltage option, connect this pin to a resistor divider between VOUT1 and GND. With multiphase configurations, the FB1 and FB2 pins should be tied together and then connected to VOUT. EP Exposed Thermal Pad. Connect the exposed thermal pad to the signal/analog ground plane. Rev. B | Page 7 of 36 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION TYPICAL APPLICATION CIRCUIT TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS LINE AND LOAD REGULATION SUPPLY CURRENT LOAD TRANSIENT RESPONSE BASIC FUNCTIONALITY BODE PLOTS SIMPLIFIED BLOCK DIAGRAM THEORY OF OPERATION CONTROL ARCHITECTURE UNDERVOLTAGE LOCKOUT (UVLO) ENABLE/DISABLE CONTROL SOFT START POWER GOOD PULSE SKIP MODE HICCUP MODE CURRENT LIMIT THERMAL OVERLOAD PROTECTION MAXIMUM DUTY CYCLE OPERATION SYNCHRONIZATION CONVERTER CONFIGURATION SELECTING THE OUTPUT VOLTAGE SETTING THE OSCILLATOR FREQUENCY SYNCHRONIZATION AND CLKOUT OPERATION MODE CONFIGURATION EXTERNAL COMPONENTS SELECTION ADIsimPower DESIGN TOOL INPUT CAPACITOR SELECTION VDD RC FILTER INDUCTOR SELECTION OUTPUT CAPACITOR SELECTION CONTROL LOOP COMPENSATION DESIGN EXAMPLE CHANNEL 1 CONFIGURATION AND COMPONENTS SELECTION CHANNEL 2 CONFIGURATION AND COMPONENTS SELECTION SYSTEM CONFIGURATION APPLICATION CIRCUITS POWER DISSIPATION AND THERMAL CONSIDERATIONS CIRCUIT BOARD LAYOUT RECOMMENDATIONS OUTLINE DIMENSIONS ORDERING GUIDE