Datasheet ADP2381 (Analog Devices) - 8
| Hersteller | Analog Devices |
| Beschreibung | 20 V, 6 A Synchronous Step-Down Regulator with Low-Side Driver |
| Seiten / Seite | 28 / 8 — ADP2381. Data Sheet. 4.5. 1.30. 4.4. RISING. 1.25. 4.3. (V). D L. D (. … |
| Dateiformat / Größe | PDF / 857 Kb |
| Dokumentensprache | Englisch |
ADP2381. Data Sheet. 4.5. 1.30. 4.4. RISING. 1.25. 4.3. (V). D L. D (. 4.2. 1.20. ESH. 4.1. R H. HRE 1.15. 4.0. FALLING. IN T. 3.9. O 1.10. PVI. 3.8. 1.05. 3.7. 3.6. 1.00. –40
Modelllinie für dieses Datenblatt
Textversion des Dokuments
ADP2381 Data Sheet 4.5 1.30 4.4 RISING 1.25 4.3 ) (V) V RISING D L D ( 4.2 1.20 O L HO ESH 4.1 S R H HRE 1.15 T 4.0 O FALLING IN T VL FALLING P U 3.9 O 1.10 N L PVI UV 3.8 1.05 3.7 3.6 1.00
010
–40 –20 0 20 40 60 80 100 120
013
–40 –20 0 20 40 60 80 100 120 TEMPERATURE (°C)
10209-
TEMPERATURE (°C)
10209- Figure 10. PVIN UVLO Threshold vs. Temperature Figure 13. UVLO Pin Threshold vs. Temperature
3.30 606 3.25 604 ) A) 3.20 µ ( mV ( 602 NT E 3.15 AG T L O 600 CURRE 3.10 -UP L 3.05 UL 598 DBACK V P E S E S 3.00 F 596 2.95 2.90 594
011
–40 –20 0 20 40 60 80 100 120 –40 120
014
–20 0 20 40 60 80 100 TEMPERATURE (°C)
10209-
TEMPERATURE (°C)
10209- Figure 11. SS Pin Pull-Up Current vs. Temperature Figure 14. FB Voltage vs. Temperature
530 8.4 8.3 520 8.2 ) 510 kHz E (V) 8.1 ( G A T NCY 500 ROSC = 100kΩ L 8.0 UE VO Q EG 7.9 RE 490 F VR 7.8 480 7.7 470 7.6 –40 120
012
–20 0 20 40 60 80 100
015
–40 –20 0 20 40 60 80 100 120 TEMPERATURE (°C)
10209-
TEMPERATURE (°C)
10209- Figure 12. Frequency vs. Temperature Figure 15. VREG Voltage vs. Temperature Rev. 0 | Page 8 of 28 Document Outline Features Applications Typical Applications Circuit General Description Revision History Specifications Absolute Maximum Ratings Thermal Information ESD Caution Pin Configuration and Function Description Typical Performance Characteristics Functional Block Diagram Theory of Operation Control Scheme Internal Regulator (VREG) Bootstrap Circuitry Low-Side Driver Oscillator Synchronization Enable and Soft Start Power Good Peak Current Limit and Short-Circuit Protection Overvoltage Protection (OVP) Undervoltage Lockout (UVLO) Thermal Shutdown Applications Information Input Capacitor Selection Output Voltage Setting Voltage Conversion Limitations Inductor Selection Output Capacitor Selection Low-Side Power Device Selection Programming Input Voltage UVLO Compensation Design Compensation Network Between COMP and GND Compensation Network Between COMP and FB ADIsimPower Design Tool Design Example Output Voltage Setting Frequency Setting Inductor Selection Output Capacitor Selection Low-Side MOSFET Selection Compensation Components Soft Start Time Program Input Capacitor Selection Schematic of Design Example External Components Recommendation Circuit Board Layout Recommendations Typical Application Circuits Outline Dimensions Ordering Guide
010
–40 –20 0 20 40 60 80 100 120
013
–40 –20 0 20 40 60 80 100 120 TEMPERATURE (°C)
10209-
TEMPERATURE (°C)
10209- Figure 10. PVIN UVLO Threshold vs. Temperature Figure 13. UVLO Pin Threshold vs. Temperature
3.30 606 3.25 604 ) A) 3.20 µ ( mV ( 602 NT E 3.15 AG T L O 600 CURRE 3.10 -UP L 3.05 UL 598 DBACK V P E S E S 3.00 F 596 2.95 2.90 594
011
–40 –20 0 20 40 60 80 100 120 –40 120
014
–20 0 20 40 60 80 100 TEMPERATURE (°C)
10209-
TEMPERATURE (°C)
10209- Figure 11. SS Pin Pull-Up Current vs. Temperature Figure 14. FB Voltage vs. Temperature
530 8.4 8.3 520 8.2 ) 510 kHz E (V) 8.1 ( G A T NCY 500 ROSC = 100kΩ L 8.0 UE VO Q EG 7.9 RE 490 F VR 7.8 480 7.7 470 7.6 –40 120
012
–20 0 20 40 60 80 100
015
–40 –20 0 20 40 60 80 100 120 TEMPERATURE (°C)
10209-
TEMPERATURE (°C)
10209- Figure 12. Frequency vs. Temperature Figure 15. VREG Voltage vs. Temperature Rev. 0 | Page 8 of 28 Document Outline Features Applications Typical Applications Circuit General Description Revision History Specifications Absolute Maximum Ratings Thermal Information ESD Caution Pin Configuration and Function Description Typical Performance Characteristics Functional Block Diagram Theory of Operation Control Scheme Internal Regulator (VREG) Bootstrap Circuitry Low-Side Driver Oscillator Synchronization Enable and Soft Start Power Good Peak Current Limit and Short-Circuit Protection Overvoltage Protection (OVP) Undervoltage Lockout (UVLO) Thermal Shutdown Applications Information Input Capacitor Selection Output Voltage Setting Voltage Conversion Limitations Inductor Selection Output Capacitor Selection Low-Side Power Device Selection Programming Input Voltage UVLO Compensation Design Compensation Network Between COMP and GND Compensation Network Between COMP and FB ADIsimPower Design Tool Design Example Output Voltage Setting Frequency Setting Inductor Selection Output Capacitor Selection Low-Side MOSFET Selection Compensation Components Soft Start Time Program Input Capacitor Selection Schematic of Design Example External Components Recommendation Circuit Board Layout Recommendations Typical Application Circuits Outline Dimensions Ordering Guide