Datasheet ADP5003 (Analog Devices) - 9

HerstellerAnalog Devices
BeschreibungLow Noise Micro PMU, 3 A Buck Regulator with 3 A LDO
Seiten / Seite29 / 9 — Data Sheet. ADP5003. 0.1A. –10. –20. –30. –40. –50. RR (. P –60. –70. …
RevisionA
Dateiformat / GrößePDF / 969 Kb
DokumentenspracheEnglisch

Data Sheet. ADP5003. 0.1A. –10. –20. –30. –40. –50. RR (. P –60. –70. –80. –90. –100. 100. 10k. 100k. 10M. FREQUENCY (Hz). 0.2V. 0.3V. 0.4V. 0.5V. 1000. 0.9V. 3.3V. √Hz

Data Sheet ADP5003 0.1A –10 –20 –30 –40 –50 RR ( P –60 –70 –80 –90 –100 100 10k 100k 10M FREQUENCY (Hz) 0.2V 0.3V 0.4V 0.5V 1000 0.9V 3.3V √Hz

Modelllinie für dieses Datenblatt

Textversion des Dokuments

Data Sheet ADP5003 0 0 0.1A 0.1A –10 1A –10 1A 2A 2A 3A 3A –20 –20 –30 –30 –40 –40 B) B) d d –50 –50 RR ( RR ( S S P –60 P –60 –70 –70 –80 –80 –90 –90 –100 –100 1 10 100 1k 10k 100k 1M 10M
304
1 10 100 1k 10k 100k 1M 10M
302
FREQUENCY (Hz) FREQUENCY (Hz)
15021- 15021- Figure 9. LDO PSRR vs. Frequency, VHR = 0.3 V, VPVOUT2 = 1.3 V at Figure 12. LDO PSRR vs. Frequency, VHR = 0.3 V, VPVOUT2 = 3.3 V at Various LDO Load Currents Various LDO Load Currents
0 0 0.2V 0.2V 0.3V 0.3V –10 0.4V –10 0.4V 0.5V 0.5V –20 –20 –30 –30 –40 –40 B) B) d d –50 –50 RR ( RR ( S S P –60 P –60 –70 –70 –80 –80 –90 –90 –100 –100 1 10 100 1k 10k 100k 1M 10M
305
1 10 100 1k 10k 100k 1M 10M
303
FREQUENCY (Hz)
15021-
FREQUENCY (Hz)
15021- Figure 10. LDO PSRR vs. Frequency, VPVOUT2 = 1.3 V, IPVOUT2 = 1 A at Figure 13. LDO PSRR vs. Frequency, VPVOUT2 = 3.3 V, IPVOUT2 = 1 A at Various LDO Headroom Voltages Various LDO Headroom Voltages
1000 1000 0.9V 0.1A 3.3V 1A ) ) 3A √Hz √Hz V/ 100 V/ 100 (n Y (n Y T IT SI NS EN D DE 10 L 10 L A A R R T T 1 1 ISE SPEC ISE SPEC O O N N I V PVOUT2 = 1A PVOUT2 = 3.3V 0.1 0.1 1 10 100 1k 10k 100k 1M 10M
231
1 10 100 1k 10k 100k 1M 10M
232
FREQUENCY (Hz) FREQUENCY (Hz)
15021- 15021- Figure 11. LDO Noise Spectral Density vs. Frequency, IPVOUT2 = 1 A at Figure 14. LDO Noise Spectral Density vs. Frequency, VPVOUT2 = 3.3 V at Various LDO Output Voltages Various LDO Load Currents Rev. 0 | Page 9 of 29 Document Outline FEATURES APPLICATIONS FUNCTIONAL BLOCK DIAGRAM GENERAL DESCRIPTION TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS BUCK REGULATOR SPECIFICATIONS LDO SPECIFICATIONS ADAPTIVE HEADROOM CONTROLLER SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS THEORY OF OPERATION POWER MANAGEMENT UNIT Adaptive Headroom Control Precision Enable/Shutdown Undervoltage Lockout (UVLO) Thermal Shutdown (TSD) Active Pull Down Soft Start (SS) Power-Good BUCK REGULATOR Control Scheme Oscillator Frequency Control External Oscillator Synchronization Buck Startup Current-Limit and Short-Circuit Protection LDO REGULATOR LDO Startup Current Limit Differential Remote Sensing POWER-GOOD OUTPUT VOLTAGE OF THE BUCK REGULATOR OUTPUT VOLTAGE OF THE LDO REGULATOR VOLTAGE CONVERSION LIMITATIONS COMPONENT SELECTION Output Capacitors Input Capacitor Inductor COMPENSATION COMPONENTS DESIGN JUNCTION TEMPERATURE BUCK REGULATOR DESIGN EXAMPLE SETTING THE SWITCHING FREQUENCY FOR THE BUCK REGULATOR SETTING THE OUTPUT VOLTAGE FOR THE BUCK REGULATOR SELECTING THE INDUCTOR FOR THE BUCK REGULATOR SELECTING THE OUTPUT CAPACITOR FOR THE BUCK REGULATOR DESIGNING THE COMPENSATION NETWORK FOR THE BUCK REGULATOR SELECTING THE INPUT CAPACITOR FOR THE BUCK REGULATOR ADAPTIVE HEADROOM CONTROL DESIGN EXAMPLE SETTING THE SWITCHING FREQUENCY FOR THE BUCK REGULATOR USING ADAPTIVE HEADROOM CONTROL SETTING THE OUTPUT VOLTAGE FOR THE BUCK REGULATOR USING ADAPTIVE HEADROOM CONTROL SELECTING THE INDUCTOR FOR THE BUCK REGULATOR USING ADAPTIVE HEADROOM CONTROL SELECTING THE OUTPUT CAPACITORS FOR THE BUCK REGULATOR USING ADAPTIVE HEADROOM CONTROL SELECTING THE INPUT CAPACITOR FOR THE BUCK REGULATOR USING ADAPTIVE HEADROOM CONTROL RECOMMENDED BUCK EXTERNAL COMPONENTS FOR THE BUCK REGULATOR BUCK CONFIGURATIONS INDEPENDENT ADAPTIVE HEADROOM LAYOUT CONSIDERATIONS OUTLINE DIMENSIONS ORDERING GUIDE