Datasheet ADE7751 (Analog Devices) - 5

HerstellerAnalog Devices
BeschreibungEnergy Metering IC with On-Chip Fault Detection
Seiten / Seite16 / 5 — ADE7751. PIN CONFIGURATION. AC/DC. V1A 4. 21 DGND. V1B 5. 20 REVP. V1N 6. …
Dateiformat / GrößePDF / 433 Kb
DokumentenspracheEnglisch

ADE7751. PIN CONFIGURATION. AC/DC. V1A 4. 21 DGND. V1B 5. 20 REVP. V1N 6. TOP VIEW. 19 FAULT. (Not to Scale). V2N 7. 18 CLKOUT. V2P 8. 17 CLKIN

ADE7751 PIN CONFIGURATION AC/DC V1A 4 21 DGND V1B 5 20 REVP V1N 6 TOP VIEW 19 FAULT (Not to Scale) V2N 7 18 CLKOUT V2P 8 17 CLKIN

Modelllinie für dieses Datenblatt

Textversion des Dokuments

ADE7751 PIN CONFIGURATION DV 1 24 DD F1 2 23 AC/DC F2 AV 3 22 DD CF V1A 4 21 DGND V1B 5 20 REVP ADE7751 V1N 6 TOP VIEW 19 FAULT (Not to Scale) V2N 7 18 CLKOUT V2P 8 17 CLKIN RESET 9 16 G0 REF 10 15 IN/OUT G1 AGND 11 14 S0 12 SCF 13 S1 PIN FUNCTION DESCRIPTIONS Pin No. Mnemonic Description
1 DVDD Digital Power Supply. This pin provides the supply voltage for the digital circuitry in the ADE7751. The supply voltage should be maintained at 5 V ± 5% for specified operation. This pin should be decoupled with a 10 µF capacitor in parallel with a ceramic 100 nF capacitor. 2 AC/DC High-Pass Filter Select. This logic input is used to enable the HPF in Channel 1 (the current channel). A Logic 1 on this pin enables the HPF. The associated phase response of this filter has been internally compensated over a frequency range of 45 Hz to 1 kHz. The HPF filter should be enabled in energy metering applications. 3 AVDD Analog Power Supply. This pin provides the supply voltage for the analog circuitry in the ADE7751. The supply should be maintained at 5 V ± 5% for specified operation. Every effort should be made to minimize power supply ripple and noise at this pin by the use of proper decoupling. This pin should be decoupled to AGND with a 10 µF capacitor in parallel with a ceramic 100 nF capacitor. 4, 5 V1A, V1B Analog Inputs for Channel 1 (Current Channel). These inputs are fully differential voltage inputs with a maximum signal level of ± 660 mV with respect to pin V1N for specified operation. The maximum signal level at these pins is ± 1 V with respect to AGND. Both inputs have internal ESD protection circuitry and an overvoltage of ± 6 V can also be sustained on these inputs without risk of permanent damage. 6 V1N Negative Input Pin for Differential Voltage Inputs V1A and V1B. The maximum signal level at this pin is ±1 V with respect to AGND. The input has internal ESD protection circuitry and an overvoltage of ± 6 V can also be sustained without risk of permanent damage. This input should be directly con- nected to the burden resistor and held at a fixed potential, i.e., AGND. See Analog Input section. 7, 8 V2N, V2P Negative and Positive Inputs for Channel 2 (Voltage Channel). These inputs provide a fully differ- ential input pair. The maximum differential input voltage is ± 660 mV for specified operation. The maximum signal level at these pins is ± 1 V with respect to AGND. Both inputs have internal ESD protection circuitry and an overvoltage of ± 6 V can also be sustained on these inputs without risk of permanent damage. 9 RESET Reset Pin for the ADE7751. A logic low on this pin will hold the ADCs and digital circuitry in a reset condition. Bringing this pin logic low will clear the ADE7751 internal registers. 10 REFIN/OUT Provides Access to the On-Chip Voltage Reference. The on-chip reference has a nominal value of 2.5 V ± 8% and a typical temperature coefficient of 30 ppm/°C. An external reference source may also be connected at this pin. In either case, this pin should be decoupled to AGND with a 1 µF ceramic capacitor and 100 nF ceramic capacitor. 11 AGND Provides the Ground Reference for the Analog Circuitry in the ADE7751, i.e., ADCs and Refer- ence. This pin should be tied to the analog ground plane of the PCB. The analog ground plane is the ground reference for all analog circuitry, e.g., antialiasing filters, current and voltage trans- ducers, and more. For good noise suppression, the analog ground plane should only be connected to the digital ground plane at one point. A star ground configuration will help to keep noisy digital return currents away from the analog circuits. 12 SCF Select Calibration Frequency. This logic input is used to select the frequency on the calibration output CF. Table IV shows how the calibration frequencies are selected. REV. 0 –5–