Datasheet ADE7880 (Analog Devices) - 5

link to page 8 link to page 8
Data Sheet ADE7880 SPECIFICATIONS
VDD = 3.3 V ± 10%, AGND = DGND = 0 V, on-chip reference, CLKIN = 16.384 MHz, TMIN to TMAX = −40°C to +85°C, TTYP = 25°C.
Table 1. Parameter1, 2 Min Typ Max Unit Test Conditions/Comments
ACTIVE ENERGY MEASUREMENT Active Energy Measurement Error (per Phase) Total Active Energy 0.1 % Over a dynamic range of 1000 to 1, PGA = 1, 2, 4; integrator off, pf = 1, gain compensation only 0.2 % Over a dynamic range of 5000 to 1, PGA = 1, 2, 4; integrator off, pf = 1 0.1 % Over a dynamic range of 500 to 1, PGA = 8, 16; integrator on, pf = 1, gain compensation only 0.2 % Over a dynamic range of 2000 to 1, PGA = 8, 16; integrator on, pf = 1 Fundamental Active Energy 0.1 % Over a dynamic range of 1000 to 1, PGA = 1, 2, 4; integrator off, pf = 1, gain compensation only 0.2 % Over a dynamic range of 5000 to 1, PGA = 1, 2, 4; integrator off, pf = 1 0.1 % Over a dynamic range of 500 to 1, PGA = 8, 16; integrator on, pf = 1, gain compensation only 0.2 % Over a dynamic range of 2000 to 1, PGA = 8, 16; integrator on, pf = 1 AC Power Supply Rejection VDD = 3.3 V + 120 mV rms/120 Hz, IPx = VPx = ±100 mV rms Output Frequency Variation 0.01 % DC Power Supply Rejection VDD = 3.3 V ± 330 mV dc Output Frequency Variation 0.01 % Total Active Energy Measurement 3.3 kHz Bandwidth (−3 dB) REACTIVE ENERGY MEASUREMENT Reactive Energy Measurement Error (per Phase) Fundamental Reactive Energy 0.1 % Over a dynamic range of 1000 to 1, PGA = 1, 2, 4; integrator off, pf = 0, gain compensation only 0.2 % Over a dynamic range of 5000 to 1, PGA = 1, 2, 4; integrator off, pf = 0 0.1 % Over a dynamic range of 500 to 1, PGA = 8, 16; integrator on, pf = 0, gain compensation only 0.2 % Over a dynamic range of 2000 to 1, PGA = 8, 16; integrator on, pf = 0 AC Power Supply Rejection VDD = 3.3 V + 120 mV rms/120 Hz, IPx = VPx = ± 100 mV rms Output Frequency Variation 0.01 % DC Power Supply Rejection VDD = 3.3 V ± 330 mV dc Output Frequency Variation 0.01 % Fundamental Reactive Energy 3.3 kHz Measurement Bandwidth (−3 dB) Rev. C | Page 5 of 107 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION TABLE OF CONTENTS REVISION HISTORY FUNCTIONAL BLOCK DIAGRAM SPECIFICATIONS TIMING CHARACTERISTICS ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS TEST CIRCUIT TERMINOLOGY POWER MANAGEMENT PSM0—NORMAL POWER MODE (ALL PARTS) PSM1—REDUCED POWER MODE PSM2—LOW POWER MODE PSM3—SLEEP MODE (ALL PARTS) POWER-UP PROCEDURE HARDWARE RESET SOFTWARE RESET FUNCTIONALITY THEORY OF OPERATION ANALOG INPUTS ANALOG-TO-DIGITAL CONVERSION Antialiasing Filter ADC Transfer Function CURRENT CHANNEL ADC Current Waveform Gain Registers Current Channel HPF Current Channel Sampling di/dt CURRENT SENSOR AND DIGITAL INTEGRATOR VOLTAGE CHANNEL ADC Voltage Waveform Gain Registers Voltage Channel HPF Voltage Channel Sampling CHANGING PHASE VOLTAGE DATA PATH POWER QUALITY MEASUREMENTS Zero-Crossing Detection Zero-Crossing Timeout Phase Sequence Detection Time Interval Between Phases Period Measurement Phase Voltage Sag Detection Sag Level Set Peak Detection Overvoltage and Overcurrent Detection Overvoltage and Overcurrent Level Set Neutral Current Mismatch PHASE COMPENSATION REFERENCE CIRCUIT DIGITAL SIGNAL PROCESSOR ROOT MEAN SQUARE MEASUREMENT Current RMS Calculation Current RMS Offset Compensation Current Mean Absolute Value Calculation Current MAV Gain and Offset Compensation Voltage Channel RMS Calculation Voltage RMS Offset Compensation Voltage RMS in 3-Phase, 3-Wire Delta Configurations ACTIVE POWER CALCULATION Total Active Power Calculation Fundamental Active Power Calculation Managing Change in Fundamental Line Frequency Active Power Gain Calibration Active Power Offset Calibration Sign of Active Power Calculation Active Energy Calculation Integration Time Under Steady Load Active Energy Accumulation Modes Line Cycle Active Energy Accumulation Mode FUNDAMENTAL REACTIVE POWER CALCULATION Fundamental Reactive Power Gain Calibration Fundamental Reactive Power Offset Calibration Sign of Fundamental Reactive Power Calculation Fundamental Reactive Energy Calculation Integration Time Under Steady Load Fundamental Reactive Energy Accumulation Modes Line Cycle Reactive Energy Accumulation Mode APPARENT POWER CALCULATION Apparent Power Gain Calibration Apparent Power Offset Calibration Apparent Power Calculation Using VNOM Apparent Energy Calculation Integration Time Under Steady Load Apparent Energy Accumulation Modes Line Cycle Apparent Energy Accumulation Mode POWER FACTOR CALCULATION HARMONICS CALCULATIONS Harmonics Calcuations Theory Configuring the Harmonic Calculations Harmonic Calculations When a Phase is Monitored Harmonic Calculations When the Neutral is Monitored Configuring Harmonic Calculations Update Rate Recommended Approach to Managing Harmonic Calculations WAVEFORM SAMPLING MODE ENERGY-TO-FREQUENCY CONVERSION Synchronizing Energy Registers with CFx Outputs Energy Registers and CF Outputs for Various Accumulation Modes Sign of Sum of Phase Powers in the CFx Data Path NO LOAD CONDITION No Load Detection Based On Total Active Power and Apparent Power No Load Detection Based on Fundamental Active and Reactive Powers No Load Detection Based on Apparent Power CHECKSUM REGISTER INTERRUPTS Using the Interrupts with an MCU SERIAL INTERFACES Serial Interface Choice Communication Verification I2C-Compatible Interface I2C Write Operation I2C Read Operation I2C Read Operation of Harmonic Calculations Registers SPI-Compatible Interface SPI Read Operation SPI Read Operation of Harmonic Calculations Registers SPI Write Operation HSDC Interface ADE7880 QUICK SETUP AS ENERGY METER LAYOUT GUIDELINES CRYSTAL CIRCUIT ADE7880 EVALUATION BOARD DIE VERSION SILICON ANOMALY ADE7880 FUNCTIONALITY ISSUES FUNCTIONALITY ISSUES SECTION 1. ADE7880 FUNCTIONALITY ISSUES REGISTERS LIST OUTLINE DIMENSIONS ORDERING GUIDE