Datasheet ADE7978, ADE7933, ADE7932, ADE7923 (Analog Devices)

HerstellerAnalog Devices
BeschreibungIsolated Energy Metering Chipset for Polyphase Shunt Meters
Seiten / Seite125 / 1 — Isolated Energy Metering Chipset. for Polyphase Shunt Meters. Data Sheet. …
RevisionD
Dateiformat / GrößePDF / 2.1 Mb
DokumentenspracheEnglisch

Isolated Energy Metering Chipset. for Polyphase Shunt Meters. Data Sheet. ADE7978. /ADE7933/. ADE7932/. ADE7923. FEATURES

Datasheet ADE7978, ADE7933, ADE7932, ADE7923 Analog Devices, Revision: D

Modelllinie für dieses Datenblatt

Textversion des Dokuments

Isolated Energy Metering Chipset for Polyphase Shunt Meters Data Sheet ADE7978 /ADE7933/ ADE7932/ ADE7923 FEATURES Flexible I2C, SPI, and HSDC serial interfaces Enables shunt current sensors in polyphase energy meters Safety and regulatory approvals Immune to magnetic tampering UL recognition Highly accurate; supports EN 50470-1, EN 50470-3, 5000 V rms for 1 minute per UL 1577 IEC 62053-21, IEC 62053-22, IEC 62053-23, ANSI C12.20, CSA Component Acceptance Notice 5A and IEEE 1459 standards IEC 61010-1: 300 V rms maximum working voltage Compatible with 3-phase, 3- or 4-wire (delta or wye) meters VDE certificate of conformity and other 3-phase services DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 Computes active, reactive, and apparent energy on each V = 846 V peak IORM phase and on the overall system Optional isolated (ADE7933/ ADE7932) or nonisolated Less than 0.2% error in active and reactive energy over (ADE7923) neutral a dynamic range of 2000 to 1 at TA = 25°C APPLICATIONS Less than 0.1% error in voltage rms over a dynamic range Shunt-based polyphase meters of 500 to 1 at TA = 25°C Power quality monitoring Less than 0.25% error in current rms over a dynamic range Solar inverters of 500 to 1 at TA = 25°C Process monitoring Power quality measurements including total harmonic Protective devices distortion (THD) Isolated sensor interfaces Single 3.3 V supply Industrial PLCs Operating temperature: −40°C to +85°C TYPICAL APPLICATION CIRCUIT PHASE PHASE PHASE ISOLATION NEUTRAL A B C BARRIER V1P 3.3V VM IM PHASE A ADE7932/ ADE7933 IP V2P GND GND ISO_A MCU V1P 3.3V VM IM PHASE B ADE7932/ ADE7933 E R IP C 3.3V 3.3V V2P FA R OLLE ADE7978 I2C/HSDC OR SPI EM GND GND TE TR ISO_B MCU ENERGY ON L IN METERING V1P 3.3V SYST IC IRQ0, IRQ1 OC R VM IGITA IC D IM PHASE C M ADE7932/ GND GND ADE7933 MCU MCU IP V2P GND GND ISO_C MCU V1P 3.3V NEUTRAL VM LINE IM ADE7923 (OPTIONAL, NONISOLATED) IP V2P LOAD
001
GNDMCU
16- 111 Figure 1. 3-Phase, 4-Wire Meter with Three ADE7933/ADE7932 Devices, One ADE7923, and One ADE7978 1 Protected by U.S. Patents 5,952,849; 6,873,065; 7,075,329; 6,262,600; 7,489,526; 7,558,080; and 8,892,933. Other patents are pending.
Rev. D Document Feedback Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Tel: 781.329.4700 ©2013–2018 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. Technical Support www.analog.com
Document Outline Features Applications Typical Application Circuit Revision History General Description Functional Block Diagrams Specifications System Specifications, ADE7978 and ADE7933/ADE7932/ADE7923 ADE7978 Specifications I2C Interface Timing Parameters SPI Interface Timing Parameters HSDC Interface Timing Parameters ADE7933/ADE7932 Specifications Regulatory Approvals Insulation and Safety Related Specifications DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 Insulation Characteristics ADE7923 Specifications Absolute Maximum Ratings Thermal Resistance ESD Caution Pin Configurations and Function Descriptions Typical Performance Characteristics Total Energy Linearity over Supply and Temperature Fundamental Energy and RMS Linearity with Fifth Harmonic over Supply and Temperature Total Energy Error over Frequency RMS Linearity over Temperature and RMS Error over Frequency Energy Linearity Repeatability Cumulative Histograms of ADC Gain Temperature Coefficients Test Circuit Terminology Theory of Operation ADE7933/ADE7932/ADE7923 Analog Inputs Analog-to-Digital Conversion Oversampling Noise Shaping Antialiasing Filter ADC Transfer Function Untitled Current Channel ADC Current Waveform Gain Registers Current Channel HPF Current Channel Sampling Voltage Channel ADCs Second Voltage Channel and Temperature Measurement Voltage Waveform Gain Registers Voltage Channel HPF Voltage Channel Sampling Changing the Phase Voltage Datapath Reference Circuits Phase Compensation Digital Signal Processor Power Quality Measurements Zero-Crossing Detection Zero-Crossing Timeout Phase Sequence Detection Time Interval Between Phases Period Measurement Phase Voltage Sag Detection Sag Detection Level Setting Peak Detection Overvoltage and Overcurrent Detection Overvoltage Detection Overcurrent Detection Overvoltage and Overcurrent Level Setting Neutral Current Mismatch Root Mean Square Measurement Current RMS Calculation Current RMS Offset Compensation Voltage RMS Calculation Voltage RMS Offset Compensation Voltage RMS in Delta Configurations Active Power Calculation Total Active Power Calculation Fundamental Active Power Calculation Active Power Gain Calibration Active Power Offset Calibration Sign of Active Power Calculation Active Energy Calculation Integration Time Under Steady Load Energy Accumulation Modes BWATTHR and BFWATTHR Accumulation Register in 3-Phase, 3-Wire Configurations Line Cycle Active Energy Accumulation Mode Reactive Power Calculation Total Reactive Power Calculation Fundamental Reactive Power Calculation Reactive Power Gain Calibration Reactive Power Offset Calibration Sign of Reactive Power Calculation Reactive Energy Calculation Integration Time Under Steady Load Energy Accumulation Modes BWATTHR and BFWATTHR Accumulation Register in 3-Phase, 3-Wire Configurations Line Cycle Reactive Energy Accumulation Mode Apparent Power Calculation Apparent Power Gain Calibration Apparent Power Offset Calibration Apparent Power Calculation Using VNOM Apparent Energy Calculation Integration Time Under Steady Load Energy Accumulation Mode BWATTHR and BFWATTHR Accumulation Register in 3-Phase, 3-Wire Configurations Line Cycle Apparent Energy Accumulation Mode Power Factor Calculation and Total Harmonic Distortion Calculation Power Factor Calculation Total Harmonic Distortion Calculation Waveform Sampling Mode Energy-to-Frequency Conversion TERMSELx[2:0] Bits CFxSEL[2:0] Bits Energy-to-Frequency Conversion Process Synchronizing Energy Registers with the CFx Outputs Energy Registers and CFx Outputs for Various Accumulation Modes Sign of Sum of Phase Powers in the CFx Datapath No Load Condition No Load Detection Based on Total Active and Reactive Powers No Load Detection Based on Fundamental Active and Reactive Powers No Load Detection Based on Apparent Power Interrupts Using the Interrupts with an MCU Power Management DC-to-DC Converter Magnetic Field Immunity Power-Up Procedure Initializing the Chipset Hardware Reset ADE7978/ADE7933/ADE7932 and ADE7923 Chipset Software Reset ADE7933/ADE7932 and ADE7923 Software Reset Low Power Mode Applications Information Differences Between the ADE7923 and the ADE7933/ADE7932 ADE7978, ADE7933/ADE7932 and ADE7923 in Polyphase Energy Meters ADE7978 Quick Setup as an Energy Meter Bit Stream Communication Between the ADE7978 and the ADE7933/ADE7932 and ADE7923 ADE7978, ADE7933/ADE7932, and ADE7923 Clocks Insulation Lifetime Layout Guidelines ADE7978 and ADE7933/ADE7932 Evaluation Board ADE7978 Die Version Serial Interfaces Serial Interface Selection Communication Verification I2C-Compatible Interface I2C Write Operation I2C Read Operation I2C Burst Read Operation SPI-Compatible Interface SPI Write Operation SPI Read Operation SPI Burst Read Operation HSDC Interface Checksum Register Register List Outline Dimensions Ordering Guide